IP Library Granted Patent US 10,784,285
Granted Patent B2
US 10,784,285 · App. 16/126,360 · Granted Sep 22, 2020

Display device, display module, and electronic device

Inventors: Kouhei Toyotaka (Atsugi, JP); Kei Takahashi (Isehara, JP); Hideaki Shishido (Atsugi, JP); Koji Kusunoki (Kawasaki, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1225H01L27/124H01L27/1266H01L29/045H01L29/4908H01L29/7869H01L29/78648H01L27/3262H01L27/3272
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,784,285
App. No.
16/126,360
Granted
Sep 22, 2020
Kind
B2
Abstract

A novel display device or the like in which a transistor connected to a scan line has small gate capacitance is provided. A novel display device or the like in which a scan line has low resistance is provided. A novel display device or the like in which pixels can be arranged with high density is provided. A novel display device or the like that can be manufactured without an increase in cost is provided. In a transistor including a first gate electrode and a second gate electrode, the first gate electrode is formed using a metal material with low resistance and the second gate electrode is formed using a metal oxide material that can reduce oxygen vacancies in an oxide semiconductor layer. The first gate electrode is connected to the scan line, and the second gate electrode is connected to a wiring to which a constant potential is supplied.

Claims (73)

1. A display device comprising:

a pixel comprising:

a first transistor;

a second transistor; and

a light-emitting element,

wherein the first transistor comprises a first gate electrode, a second gate electrode and an oxide semiconductor layer over the first gate electrode and under the second gate electrode,

wherein the second transistor comprises a first gate electrode, a second gate electrode and an oxide semiconductor layer over the first gate electrode and under the second gate electrode,

wherein the first gate electrode of the first transistor is not connected to the second gate electrode of the first transistor in a pixel region,

wherein the first gate electrode of the first transistor is electrically connected to a scan line, and

wherein the second gate electrode of the second transistor is electrically connected to the first gate electrode of the second transistor.

2. A display device comprising:

a pixel comprising:

a first transistor;

a second transistor; and

a light-emitting element,

wherein the first transistor comprises a first gate electrode and an oxide semiconductor layer,

wherein the second transistor comprises a first gate electrode, a second gate electrode and an oxide semiconductor layer,

wherein the first gate electrode of the first transistor is electrically connected to a scan line,

wherein one of a source and a drain of the first transistor is electrically connected to the first gate electrode of the second transistor,

wherein the second gate electrode of the second transistor is electrically connected to the first gate electrode of the second transistor,

wherein the other of the source and the drain of the first transistor is electrically connected to a signal line,

wherein one of a source and a drain of the second transistor is electrically connected to the light-emitting element,

wherein the other of the source and the drain of the second transistor is electrically connected to a current supply line,

wherein a first conductive layer functions as the first gate electrode of the first transistor and the scan line,

wherein a second conductive layer functions as the first gate electrode of the second transistor,

wherein a third conductive layer functions as the second gate electrode of the second transistor,

wherein the oxide semiconductor layer of the first transistor is over the first conductive layer,

wherein the oxide semiconductor layer of the second transistor is over the second conductive layer,

wherein the third conductive layer is over the oxide semiconductor layer of the second transistor,

wherein the first conductive layer and the second conductive layer comprises a same metal material,

wherein the third conductive layer comprises a metal oxide material, wherein the metal material has a lower resistance than the metal oxide material,

wherein the metal oxide material comprises oxygen, In, Zn, and M (M is Al, Ga, Y, or Sn), and

wherein the metal oxide material has a higher carrier density than a material of the oxide semiconductor layer of the second transistor.

3. The display device according to claim 2 ,

wherein the oxide semiconductor layer of the second transistor comprises oxygen, In, Zn, and M (M is Al, Ga, Y, or Sn).

4. The display device according to claim 2 ,

wherein the oxide semiconductor layer of the second transistor comprises a crystal part having c-axis alignment.

5. The display device according to claim 2 ,

wherein the first transistor further comprises a second gate electrode, and

wherein the second gate electrode of the first transistor is electrically connected to a wiring.

6. A display device comprising:

a pixel comprising:

a first transistor;

a second transistor; and

a light-emitting element,

wherein the first transistor comprises a first gate electrode, a second gate electrode and an oxide semiconductor layer,

wherein the second transistor comprises a first gate electrode, a second gate electrode and an oxide semiconductor layer,

wherein the first gate electrode of the first transistor is not connected to the second gate electrode of the first transistor in a pixel region,

wherein the first gate electrode of the first transistor is electrically connected to a scan line,

wherein one of a source and a drain of the first transistor is electrically connected to the first gate electrode of the second transistor,

wherein the second gate electrode of the second transistor is electrically connected to the first gate electrode of the second transistor,

wherein the other of the source and the drain of the first transistor is electrically connected to a signal line,

wherein one of a source and a drain of the second transistor is electrically connected to the light-emitting element,

wherein the other of the source and the drain of the second transistor is electrically connected to a current supply line,

wherein a first conductive layer functions as the first gate electrode of the first transistor and the scan line,

wherein a second conductive layer functions as the first gate electrode of the second transistor,

wherein a third conductive layer functions as the second gate electrode of the second transistor,

wherein the oxide semiconductor layer of the first transistor is over the first conductive layer,

wherein the oxide semiconductor layer of the second transistor is over the second conductive layer,

wherein the third conductive layer is over the oxide semiconductor layer of the second transistor,

wherein the first conductive layer and the second conductive layer comprises a same metal material,

wherein the third conductive layer comprises a metal oxide material, and

wherein the metal material has a lower resistance than the metal oxide material.

7. The display device according to claim 6 ,

wherein the oxide semiconductor layer of the second transistor comprises oxygen, In, Zn, and M (M is Al, Ga, Y, or Sn).

8. The display device according to claim 6 ,

wherein the oxide semiconductor layer of the second transistor comprises a crystal part having c-axis alignment.

9. The display device according to claim 6 ,

wherein the metal oxide material comprises oxygen, In, Zn, and M (M is Al, Ga, Y, or Sn), and

wherein the metal oxide material has a higher carrier density than a material of the oxide semiconductor layer of the second transistor.

10. The display device according to claim 6 ,

wherein the first transistor further comprises a second gate electrode, and

wherein the second gate electrode of the first transistor is electrically connected to a wiring.

Priority Claims (2)
JP 2015-256583 · Dec 28, 2015 · national
JP 2016-218998 · Nov 9, 2016 · national
Continuity (2)
Continuation 15375453 · Dec 12, 2016
Related Publication 20190027507A1 · Jan 24, 2019