IP Library Granted Patent US 10,564,502
Granted Patent B1
US 10,564,502 · App. 16/234,018 · Granted Feb 18, 2020

Display device

Inventor: Teruhisa Nakagawa (Hyogo, JP)
Assignee: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
G02F1/136286G02F1/1368G02F1/136209G02F1/136227G09G3/3677H01L27/124G02F2201/121G09G2300/0426
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,564,502
App. No.
16/234,018
Granted
Feb 18, 2020
Kind
B1
Abstract

A display device includes: gate signal lines extending in a first direction; data signal lines extending in a second direction; gate lead lines extending in the second direction and respectively connected to the gate signal lines; pixel electrodes electrically connected to the data signal lines, respectively; and a common electrode opposed to the plurality of pixel electrode. Each one of gate lead lines is disposed between two neighboring ones of the data signal lines. A first opening is provided for a first area of the common electrode, and the first area overlaps one of the gate signal lines, and is between the one of the gate lead lines and a one of the two neighboring data signal lines that is closer to the one of the gate lead lines than is the other one of the two neighboring data signal lines.

Claims (29)

1. A display device comprising:

a plurality of gate signal lines extending in a first direction; and

a plurality of data signal lines extending in a second direction different from the first direction;

a plurality of gate lead lines extending in the second direction and respectively connected to a corresponding one of the plurality of gate signal lines;

a plurality of pixel electrodes electrically connected to the plurality of data signal lines through a plurality of thin film transistors, respectively; and

a common electrode opposed to the plurality of pixel electrode and extending across the plurality of pixel electrode,

wherein each one of the plurality of gate lead lines is disposed between two neighboring ones of the plurality of data signal lines, and

a first opening is provided for a first area of the common electrode, and the first area overlaps one of the plurality of gate signal lines, and is between the one of the plurality of gate lead lines and a one of the two neighboring data signal lines that is closer to the one of the plurality of gate lead lines than is the other one of the two neighboring data signal lines.

2. The display device according to claim 1 , wherein

the first opening is offset from both of the one of the plurality of gate lead lines and the one of the two neighboring data signal lines.

3. The display device according to claim 1 , wherein

the first opening has a longitudinal direction in the second direction.

4. The display device according to claim 1 , wherein

a plurality of first openings are provided for the first area.

5. The display device according to claim 1 , wherein

a second opening is provided for a second area of the common electrode, the second area being between two neighboring gate signal lines among the plurality of gate signal lines in the second direction, and

the second opening at least partially overlaps with the one of the plurality of gate lead lines.

6. The display device according to claim 5 , wherein

the second opening has a longitudinal direction in the second direction.

7. The display device according to claim 5 , wherein

the first opening is in communication with the second opening.

8. The display device according to claim 1 , further comprising:

a black matrix covering the plurality of gate signal lines, wherein

the black matrix covers the first opening.

9. The display device according to claim 1 , wherein

the plurality of pixel electrodes includes a plurality of first pixel electrodes corresponding to a first color, a plurality of second pixel electrodes corresponding to a second color and a plurality of third pixel electrodes corresponding to a third color, and

each of the plurality of gate lead lines is disposed respectively between one of the first pixel electrodes and one of the third pixel electrodes, is not disposed between one of the first pixel electrodes and one of the second pixel electrodes, and is not disposed between one of the second pixel electrodes and one of the third pixel electrodes.

10. The display device according to claim 9 , wherein

the plurality of the data signal lines are disposed between one of the first pixel electrodes and one of the third pixel electrodes, between one of the first pixel electrodes and one of the second pixel electrodes, and between one of the second pixel electrodes and one of the third pixel electrodes, respectively.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2023
From: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 064292/0775 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2019
From: NAKAGAWA, TERUHISA
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 049134/0523 →