Ohmic contacts in semiconductor devices
A semiconductor arrangement including a substrate, a dielectric layer, and a semiconductor layer disposed between the substrate and the dielectric layer. The arrangement further includes an ohmic contact including a plurality of metal contact fragments located in a plurality of trenches formed in the dielectric layer, and a metallic connector layer electrically connecting the metal contact fragments. The ohmic contact electrically connects the metallic connector layer to the semiconductor layer.
1. A semiconductor arrangement comprising:
a substrate;
a dielectric layer;
a semiconductor layer disposed between the substrate and the dielectric layer;
an ohmic contact comprising a plurality of metal contact fragments located in a plurality of trenches formed in said dielectric layer; and
a metallic connector layer in direct contact with and electrically connecting said metal contact fragments, wherein said ohmic contact electrically connects said metallic connector layer to said semiconductor layer, wherein said metal contact fragments comprise a first metal alloy and said connector layer comprises a second metal alloy, and wherein said first metal alloy and said second metal alloy consist of the same component metals in different ratios;
wherein said metal contact fragments are arranged in a single row perpendicular to a direction of current travelling to or from the ohmic contact when in use; and
wherein a spacing between immediately adjacent metal contact fragments in the row is in the range of 0.1 to 10 times a transfer length of an interface between the metal contact fragments and said semiconductor layer.
2. A semiconductor arrangement according to claim 1 , wherein said plurality of trenches are formed in the dielectric layer and in the semiconductor layer.
3. A semiconductor arrangement according to claim 1 , wherein a dimension of one or more of said metal contact fragments is substantially equal to a transfer length of an interface between the metal contact fragments and said semiconductor layer.
4. A semiconductor arrangement according to claim 3 , wherein said dimension is within 10% of the transfer length.
5. A semiconductor arrangement according to claim 3 , wherein said dimension is a length of the fragments in a lateral direction parallel to a current traveling to or from the ohmic contact when in use.
6. A semiconductor arrangement according to claim 1 , wherein the metal contact fragments are cylindrical.
7. A semiconductor arrangement according to claim 1 , wherein the metal contact fragments have a triangular profile.
8. A semiconductor arrangement according to claim 1 , wherein the metal contact fragments have a rectangular profile.
9. A semiconductor arrangement according to claim 1 , wherein the metal contact fragments have an obround profile.
10. A semiconductor device comprising a semiconductor arrangement according claim 1 .
11. A transistor comprising a semiconductor arrangement according to claim 1 .
12. A High Electron Mobility Transistor, HEMT, comprising a semiconductor arrangement according to claim 1 .
13. A semiconductor arrangement according to claim 1 , wherein the plurality of metal contact fragments together comprise either a source or drain.
14. A semiconductor arrangement according to claim 1 , wherein the substrate is positioned at a bottom of the arrangement, and wherein the metallic connector layer is positioned below the plurality of metal contact fragments.
15. A semiconductor arrangement according to claim 1 , wherein the metallic connector layer extends continuously to the metal contact fragments to directly electrically couple the metal contact fragments by an inherently electrically conductive material.