IP Library Granted Patent US 10,615,291
Granted Patent B2
US 10,615,291 · App. 16/255,371 · Granted Apr 7, 2020

Semiconductor device and method of manufacturing the same

Inventor: Keisuke Kimura (Nagoya, JP)
Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHA
H01L29/861H01L27/0727H01L29/1095H01L29/32H01L29/66136H01L29/66348H01L29/7397H01L29/407
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,615,291
App. No.
16/255,371
Granted
Apr 7, 2020
Kind
B2
Abstract

The semiconductor substrate may include an emitter region, an upper body region being in direct contact with the gate insulating film below the emitter region, an intermediate region being in direct contact with the gate insulating film below the upper body region, a lower body region being in direct contact with the gate insulating film below the intermediate region, a drift region being in direct contact with the gate insulating film below the lower body region, and a collector region being in direct contact with the drift region from below. The lower body region may include a first range and a second range that has a higher crystal defect density than the first range. The second range may be in direct contact with the gate insulating film. The first range may be in direct contact with the second range on a side opposed to the gate insulating film.

Claims (29)

1. A semiconductor device comprising:

a semiconductor substrate;

a trench provided in an upper surface of the semiconductor substrate;

a gate insulating film covering an inner surface of the trench; and

a gate electrode disposed in the trench and insulated from the semiconductor substrate by the gate insulating film,

wherein

the semiconductor substrate comprises:

an emitter region of n-type disposed at the upper surface of the semiconductor substrate and being in direct contact with the gate insulating film;

an upper body region of p-type being in direct contact with the gate insulating film below the emitter region;

an intermediate region of n-type being in direct contact with the gate insulating film below the upper body region;

a lower body region of p-type being in direct contact with the gate insulating film below the intermediate region;

a drift region of n-type being in direct contact with the gate insulating film below the lower body region; and

a collector region of p-type being in direct contact with the drift region from below,

wherein

the lower body region includes a first range and a second range that has a higher crystal defect density than the first range,

the second range is in direct contact with the gate insulating film, and

the first range is in direct contact with the second range on a side opposed to the gate insulating film.

2. The semiconductor device of claim 1 , wherein

the intermediate region includes a third range and a fourth range that has a lower n-type impurity concentration than the third range,

the fourth range is in direct contact with the gate insulating film, and

the third range is in direct contact with the fourth range on a side opposed to the gate insulating film.

3. The semiconductor device of claim 1 , wherein

the drift region includes a fifth range and a sixth range that has a higher crystal defect density than the fifth range,

the sixth range is in direct contact with the gate insulating film, and

the fifth range surrounds the sixth range.

4. A method of manufacturing the semiconductor device of claim 3 , the method comprising:

forming the sixth range by injecting charged particles into the semiconductor substrate.

5. A method of manufacturing the semiconductor device of claim 1 , the method comprising:

forming the second range by injecting charged particles into the semiconductor substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 1, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 052281/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2019
From: KIMURA, KEISUKE
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 048111/0678 →
Priority Claims (1)
JP 2018-010508 · Jan 25, 2018 · national
Continuity (1)
Related Publication 20190228973A1 · Jul 25, 2019