IP Library Granted Patent US 11,137,822
Granted Patent B2
US 11,137,822 · App. 16/286,138 · Granted Oct 5, 2021

Method and apparatus for improving integrity of processor voltage supply with overshoot mitigation and support for DVFS

Inventors: Anatoly Gelman (San Diego, CA); Taner Dosluoglu (New York, NY)
Assignee: Chaoyang Semiconductor Jiangyin Technology Co., Ltd.
G06F1/3296G06F1/08G06F1/12G06F1/28G06F1/324
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,137,822
App. No.
16/286,138
Granted
Oct 5, 2021
Kind
B2
Abstract

Circuitry may monitor a processor supply voltage and pull power from the processor supply on a temporary basis when the supply voltage rises above predetermined levels. In some embodiments this may be done without explicit knowledge of a commanded supply voltage level for the processor.

Claims (44)

1. Circuitry for compensating for voltage overshoot in power supplied to a load, comprising:

a first low pass filter with a first time constant configured to filter a signal indicative of voltage provided to the load to provide a first low pass filtered signal;

an offset generator configured to generate at least one voltage level indicative of a voltage overshoot threshold;

a first sensor configured to determine that the first low pass filtered signal is greater than the at least one voltage level; and

control circuitry configured to activate at least one switch coupling the load to ground in response to the first sensor determining that the first low pass filtered signal is greater than the at least one voltage level;

wherein the offset generator is configured to generate the at least one voltage level using a reference signal; and

further comprising a second low pass filter with a second time constant, the second time constant greater than the first time constant, the second low pass filter configured to filter the signal indicative of voltage provided to the load to provide a second low pass filtered signal; and

wherein the offset generator is configured to generate the at least one voltage level using the second low pass filtered signal and the reference signal.

2. The circuitry of claim 1 , wherein the reference signal is a reference current.

3. The circuitry of claim 2 , wherein the reference current is a constant current.

4. The circuitry of claim 1 , wherein the first time constant is 100 times the second time constant, and the third time constant is 10 times the second time constant.

5. The circuitry of claim 1 , wherein each of the first low pass filter and second low pass filter include a variable resistance.

6. Circuitry for compensating for voltage overshoot in power supplied to a load, comprising:

a first low pass filter with a first time constant configured to filter a signal indicative of voltage provided to the load to provide a first low pass filtered signal;

an offset generator configured to generate at least one voltage level indicative of a voltage overshoot threshold;

a first sensor configured to determine that the first low pass filtered signal is greater than the at least one voltage level; and

control circuitry configured to activate at least one switch coupling the load to ground in response to the first sensor determining that the first low pass filtered signal is greater than the at least one voltage level;

wherein the offset generator is configured to generate additional voltage levels; and

further comprising additional sensors, each configured to determine that the first low pass filtered signal is less than a corresponding one of the additional voltage levels; and

wherein the at least one switch coupling the higher voltage source supply to the load comprises a plurality of switches; and

wherein the control circuitry is configured to activate a number of the switches based on a number of the first sensor and additional sensors determining that the first low pass filtered signal is less than the at least one voltage level or the additional voltage levels; and

wherein the control circuitry is configured to activate at least some of the switches for at most a predetermined maximum consecutive time.

7. A method of compensating for voltage overshoot in power supplied to a load, comprising:

low pass filtering a signal indicative of voltage supplied to the load, using a first low pass filter having a first time constant, to provide a first low pass filtered signal;

generating at least one voltage level indicative of a voltage overshoot threshold;

determining that the first low pass filtered signal is greater than at least one voltage level;

in response to determining that the first low pass filtered signal is greater than the at least one voltage level, coupling a higher level voltage rail providing power to the load to ground;

wherein generating the at least one voltage level indicative of the voltage overshoot threshold comprises generating the at least one voltage level using a reference signal; and

further comprising low pass filtering the signal indicative of voltage supplied to the load, using a second low pass filter, the second low pass filter having a second time constant, the second time constant greater than the first time constant, to provide a second low pass filtered signal; and

wherein generating the at least one voltage level indicative of the voltage overshoot threshold comprises generating the at least one voltage level using the reference signal and the second low pass filtered signal.

8. The method of claim 7 , wherein the reference signal is a reference current.

9. The method of claim 8 , wherein the reference current is a constant current.

10. A method of compensating for voltage overshoot in power supplied to a load, comprising:

low pass filtering a signal indicative of voltage supplied to the load, using a first low pass filter having a first time constant, to provide a first low pass filtered signal;

generating at least one voltage level indicative of a voltage overshoot threshold;

determining that the first low pass filtered signal is greater than at least one voltage level; and

in response to determining that the first low pass filtered signal is greater than the at least one voltage level, coupling a higher level voltage rail providing power to the load to ground;

wherein the at least one voltage indicative of the voltage overshoot threshold level comprises a plurality of voltages indicative of a plurality of voltage overshoot threshold levels, and wherein an extent of coupling of the higher level voltage rail to ground is based on a number of instances for which the for which the first low pass filtered signal is greater than various ones of the plurality of voltages indicative of the plurality of voltage overshoot threshold levels;

further comprising generating an activation code based on the number of instances for which the first low pass filtered signal is greater than various ones of the voltages indicative of the plurality of voltage overshoot threshold levels; and

wherein switches are used to couple the higher level voltage rail to ground; and

wherein the activation code is used in activating the switches coupling the higher level voltage rail to ground;

wherein the activation code is also used in deactivating the switches coupling the higher level voltage rail to ground;

wherein the switches are deactivated over time in a ramping manner; and

wherein at least some of the switches are only activated for a predetermined maximum consecutive time.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2023
From: CHAOYANG SEMICONDUCTOR (SHANGHAI) CO., LTD.
To: ENDURA IP HOLDINGS LTD.
Reel/Frame 063424/0226 →
CHANGE OF NAME Recorded Mar 29, 2022
From: CHAOYANG SEMICONDUCTOR JIANGYIN TECHNOLOGY CO., LTD.
To: CHAOYANG SEMICONDUCTOR (SHANGHAI) CO., LTD
Reel/Frame 061088/0212 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2019
From: ENDURA TECHNOLOGIES (INTERNATIONAL) LIMITED
To: CHAOYANG SEMICONDUCTOR JIANGYIN TECHNOLOGY CO., LTD.
Reel/Frame 049598/0775 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2019
From: GELMAN, ANATOLY; DOSLUOGLU, TANER
To: ENDURA TECHNOLOGIES (INTERNATIONAL) LIMITED
Reel/Frame 049323/0634 →
Continuity (2)
Provisional Application 62635327 · Feb 26, 2018
Related Publication 20190265779A1 · Aug 29, 2019
Cited By (1)
US 12,294,369