IP Library Granted Patent US 10,990,151
Granted Patent B2
US 10,990,151 · App. 16/292,825 · Granted Apr 27, 2021

Reduction of SSD burst current using power loss energy store

Inventors: Knut Grimsrud (Forest Grove, OR); Adrian Mocanu (Langley, CA); Andrew Morning-Smith (Vancouver, CA); Zeljko Zupanc (Vancouver, CA)
Assignee: Intel Corporation
G06F1/305G06F1/266G06F1/28G11C5/147
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,990,151
App. No.
16/292,825
Granted
Apr 27, 2021
Kind
B2
Abstract

In embodiments, an apparatus includes a burst current monitor, to detect a burst of input current drawn by a SSD from a host above a pre-defined burst threshold, and control logic coupled to the burst current monitor. The control logic, in response to the detection by the burst current monitor of the input current above the burst threshold, causes a capacitor of the SSD to supply an assistance current to the SSD, to reduce the input current drawn by the SSD. In embodiments, the capacitor is a hold-up capacitor disposed in a PLI circuit of the SSD, and the apparatus is integrated within a hold-up control logic sub-circuit of the PLI circuit.

Claims (47)

1. An apparatus, comprising:

a burst current monitor included in a burst current control circuitry, to detect a burst of input current, drawn by a solid state device (SSD) from a host, above a pre-defined burst threshold, wherein the pre-defined burst threshold is a specified average current of the SSD multiplied by a burst factor N; and

control logic included in the burst current control circuitry and coupled to the burst current monitor, wherein the control logic, in response to the detection by the burst current monitor of the input current above the burst threshold, is to cause a current source associated with the apparatus to supply an assistance current to the SSD, to reduce the input current drawn by the SSD.

2. The apparatus of claim 1 , wherein:

the burst current monitor is further to detect that the input current is below a pre-defined charging threshold; and

the control logic, in response to the detection by the burst current monitor of the input current is below a pre-defined charging threshold, is further to cause at least some of the input current to be used to charge the current source.

3. The apparatus of claim 1 , wherein the current source is a hold-up capacitor disposed in a power loss imminent (PLI) circuit of the SSD, and wherein the apparatus is integrated within a hold-up control logic sub-circuit of the PLI circuit.

4. The apparatus of claim 3 , wherein the control logic causes the capacitor of the SSD to supply the assistance current to the SSD by causing a boost/buck voltage regulator coupled to the capacitor to convert a voltage of the hold-up capacitor to a voltage of the SSD to supply the assistance current.

5. The apparatus of claim 1 , wherein N is between 1.0 and 1.4.

6. The apparatus of claim 1 , wherein the assistance current is a specified average current of the SSD multiplied by an assistance factor M, wherein M is between 0 and 1.

7. The apparatus of claim 3 , wherein the control logic causes the capacitor of the SSD to supply the assistance current to the SSD for a pre-defined time.

8. The apparatus of claim 3 , wherein the control logic causes the capacitor of the SSD to supply the assistance current to the SSD until instructed to stop, and wherein:

the burst current monitor is further to monitor the input current after the capacitor has begun and detect that the input current is less than a pre-defined safe threshold;

the control logic is further to, in response to the detection, cause the capacitor to stop supplying the assistance current.

9. The apparatus of claim 8 , wherein the pre-defined safe threshold is an input current less than or equal to a specified average current of the SSD multiplied by a safe current factor L, wherein the safe current factor L is between 0.7 and 1.

10. The apparatus of claim 8 , wherein the control logic is further to receive a capacitor voltage, determine if the capacitor voltage is less than a pre-determined minimum capacitor voltage, and, in response to the determination, cause the capacitor to stop supplying the assistance current.

11. The apparatus of claim 1 , wherein the apparatus comprises the SSD.

12. One or more non-transitory computer-readable storage media comprising a set of instructions, which, when executed by a device provided in a SSD, cause the device to:

receive an indication that a burst of input current, drawn by a solid state device (SSD) from a host, is above a pre-defined burst threshold; and

in response to the indication, cause a capacitor of the SSD to supply an assistance current to the SSD, to reduce the input current drawn by the SSD, wherein:

the pre-defined burst threshold is a specified average current of the SSD multiplied by a burst factor N, where N is between 1.0 and 1.4; and

the assistance current is a specified average current of the SSD multiplied by an assistance factor M, wherein M is between 0 and 1.

13. The one or more non-transitory computer-readable storage media of claim 12 , further comprising instructions that, when executed, cause the device to:

receive an indication that the input current is below a pre-defined capacitor charging threshold; and

in response to the indication, cause at least some of the input current to be provided to the capacitor to re-charge it.

14. The one or more non-transitory computer-readable storage media of claim 12 , further comprising instructions that, when executed, cause the device to cause the assistance current to be supplied by the capacitor at a pre-defined level, for one of:

a pre-defined time, or

until the device causes the capacitor to stop supplying the assistance current.

15. The one or more non-transitory computer-readable storage media of claim 14 , further comprising instructions that, when executed, cause the device to:

receive a hold-up capacitor voltage;

determine if the hold-up capacitor voltage is less than a pre-defined minimum safe hold-up capacitor voltage; and

in response to the determination, cause the capacitor to stop supplying the assistance current.

16. A method, comprising:

detecting that a burst of input current, drawn by a solid state device (SSD) from a host, is above a pre-defined threshold; and

in response to the detection of the input current above the burst threshold, causing a capacitor of the SSD to supply an assistance current to the SSD, to reduce the input current drawn by the SSD, wherein:

the pre-defined burst threshold is a specified average current of the SSD multiplied by a burst factor N, where N is between 1.0 and 1.4; and

the assistance current is a specified average current of the SSD multiplied by an assistance factor M, wherein M is between 0 and 1.

17. The method of claim 16 , wherein the capacitor of the SSD is a hold-up capacitor, and further comprising:

causing the hold-up capacitor to continue to supply the assistance current until instructed to stop;

monitoring the input current after the hold-up capacitor has begun supplying the assistance current;

determining that the input current is less than a pre-defined safe threshold; and

in response to the determination, causing the hold-up capacitor to stop supplying the assistance current.

18. The method of claim 16 , wherein the capacitor of the SSD is a hold-up capacitor, and further comprising:

causing the hold-up capacitor to continue to supply the assistance current until stopped;

receiving a hold-up capacitor voltage value;

determining if the hold-up capacitor voltage value is less than a pre-defined minimum hold-up capacitor voltage; and

in response, causing the hold-up capacitor to stop supplying the assistance current.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2023
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP.
Reel/Frame 063815/0490 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2019
From: GRIMSRUD, KNUT; MOCANU, ADRIAN; MORNING-SMITH, ANDREW; ZUPANC, ZELJKO
To: INTEL CORPORATION
Reel/Frame 048506/0035 →
Continuity (1)
Related Publication 20190196562A1 · Jun 27, 2019