IP Library Granted Patent US 11,004,804
Granted Patent B2
US 11,004,804 · App. 16/294,984 · Granted May 11, 2021

Semiconductor device and method of manufacturing the same

Inventors: Satoshi Wakatsuki (Yokkaichi, JP); Masayuki Kitamura (Yokkaichi, JP); Atsuko Sakata (Yokkaichi, JP)
Assignee: TOSHIBA MEMORY CORPORATION
H01L23/562H01L27/11521H01L27/11568H01L29/0649
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,004,804
App. No.
16/294,984
Granted
May 11, 2021
Kind
B2
Abstract

In one embodiment, a semiconductor device includes a substrate, and a plurality of insulating layers provided on the substrate. The device further includes a plurality of electrode layers provided on the substrate alternately with the plurality of insulating layers and including metal atoms and impurity atoms different from the metal atoms, lattice spacing between the metal atoms in the electrode layers being greater than lattice spacing between the metal atoms in an elemental substance of the metal atoms.

Claims (12)

1. A semiconductor device comprising:

a substrate;

a plurality of insulating layers provided on the substrate;

a plurality of electrode layers provided on the substrate alternately with the plurality of insulating layers and including metal atoms and impurity atoms different from the metal atoms, lattice spacing between the metal atoms in the electrode layers being greater than lattice spacing between the metal atoms in an elemental substance of the metal atoms;

first and second columnar portions, each of which including a first insulator, a charge storage layer, a second insulator and a semiconductor layer that are provided in sequence in the insulating layers and the electrode layers; and

an isolation region provided apart from the first and second columnar portions in the insulating layers and the electrode layers,

wherein

a distance between the second portion and the isolation region is greater than a distance between the first portion and the isolation region, and

a concentration of the impurity atoms in the electrode layers between the second columnar portion and the first columnar portion is smaller than a concentration of the impurity atoms in the electrode layers between the first columnar portion and the isolation region.

2. The device of claim 1 , wherein the metal atoms include tungsten atoms, and the impurity atoms include silicon atoms, boron atoms or nitrogen atoms.

3. The device of claim 1 , wherein the electrode layers include the impurity atoms such that the electrode layers have a concentration gradient of the impurity atoms.

4. The device of claim 1 , wherein a concentration of the impurity atoms in the electrode layers decreases as a distance from the isolation region increases.

Assignments (2)
CHANGE OF NAME AND ADDRESS Recorded Jan 31, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058905/0582 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2019
From: WAKATSUKI, SATOSHI; KITAMURA, MASAYUKI; SAKATA, ATSUKO
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 048525/0371 →
Priority Claims (1)
JP JP2018-173608 · Sep 18, 2018 · national
Continuity (1)
Related Publication 20200091088A1 · Mar 19, 2020