IP Library Granted Patent US 10,923,520
Granted Patent B2
US 10,923,520 · App. 16/297,267 · Granted Feb 16, 2021

Event-based vision sensor manufactured with 3D-IC technology

Inventors: Raphael Berner (Confignon, CH); Christian Brändli (Baden, CH); Massimo Zannoni (Zürich, CH)
Assignee: Sony Advanced Visual Sensing AG
H01L27/14634H01L27/1469H01L27/14614H01L27/14636H01L29/42364H04N5/351H04N5/379H04N5/3745G06F2201/86
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,923,520
App. No.
16/297,267
Granted
Feb 16, 2021
Kind
B2
Abstract

An event-based vision sensor is fabricated using an advanced stacking technique, known as Three-Dimensional Integrated Circuit, which stacks more wafers (or dies) and interconnects them vertically. The electronic integrated circuits of the sensor are then distributed between the two or more electrically connected dies.

Claims (19)

1. An Event-Based Vision Sensor including pixel array and at least a first die and a second die that are connected vertically,

wherein photodiodes of each pixel of the pixel array are in a first die and respective event detectors of each pixel of the pixel array are in the second die and interconnections between the first die and the second die connect the photodiodes to respective event detectors.

2. The sensor of claim 1 , wherein the first die uses a frontside illumination architecture.

3. The sensor of claim 1 , wherein the first die uses a backside illumination architecture.

4. The sensor of claim 1 , wherein a photoreceptor circuit of each pixel of the pixel array is located on the second die, wherein the photoreceptor circuit is responsive to a photodiode current of the photodiode of the pixel and provides a voltage to a memory capacitor of the pixel.

5. The sensor of claim 1 , wherein a photoreceptor circuit of each pixel of the pixel array is located on the first die, wherein the photoreceptor circuit is responsive to a photodiode current of the photodiode of the pixel and provides a voltage to a memory capacitor of the pixel.

6. The sensor of claim 1 , wherein a photoreceptor circuit of each pixel of the pixel array is distributed between the first die and the second die.

7. The sensor of claim 1 , further comprising additional amplification stage in the first die.

8. The sensor of claim 1 , further comprising a photo-sensitive device and multiple n-FET transistors in the first die, and both n-FET and p-FET transistors in the second die.

9. The sensor of claim 1 , where the transistor properties between the transistors on the first die and the second die are different including different gate oxide thicknesses or different implants.

10. An event-based sensor, including a pixel array and at least a first die and a second die, wherein each pixel of the pixel array comprises a photodiode, a photoreceptor circuit that is responsive to a photodiode current of the photodiode to produce a current photoreceptor signal, a comparator that compares a difference between the current photoreceptor signal and a past photoreceptor signal to a threshold, wherein the photodiode of each pixel of the pixel array is located in the first die and the comparator of each pixel of the pixel array is located in the second die.

11. The sensor of claim 10 , wherein each pixel of the pixel array further comprises a memory capacitor that provides the difference for the comparator.

12. The sensor of claim 10 , further comprising interconnections between the first die and the second die for each of the pixels of the pixel array.

13. The sensor of claim 10 , wherein the first die uses a frontside illumination architecture.

14. The sensor of claim 10 , wherein the first die uses a backside illumination architecture.

15. The sensor of claim 10 , wherein the photoreceptor circuit of each pixel of the pixel array is located in the second die.

16. The sensor of claim 10 , wherein the photoreceptor circuit of each pixel of the pixel array is located on the first die.

17. The sensor of claim 10 , wherein the photoreceptor circuit of each pixel of the pixel array is distributed between the first die and the second die.

18. The sensor of claim 17 , wherein the photoreceptor circuit comprises one or more n-FET transistors in the first die, and one or more p-FET transistors in the second die.

Assignments (2)
CHANGE OF NAME Recorded Aug 21, 2020
From: INSIGHTNESS AG
To: SONY ADVANCED VISUAL SENSING AG
Reel/Frame 053568/0869 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2019
From: BERNER, RAPHAEL; BRÄNDLI, CHRISTIAN; ZANNONI, MASSIMO
To: INSIGHTNESS AG
Reel/Frame 048739/0984 →
Continuity (2)
Provisional Application 62642838 · Mar 14, 2018
Related Publication 20190288024A1 · Sep 19, 2019