IP Library Granted Patent US 10,771,202
Granted Patent B2
US 10,771,202 · App. 16/317,584 · Granted Sep 8, 2020

Transmission apparatus, reception apparatus, communication method, and integrated circuit

Inventors: Tomoki Yoshimura (Sakai, JP); Shoichi Suzuki (Sakai, JP); Tatsushi Aiba (Sakai, JP); Liqing Liu (Sakai, JP); Wataru Ouchi (Sakai, JP); Takashi Hayashi (Sakai, JP); Kimihiko Imamura (Sakai, JP)
Assignees: Sharp Kabushiki Kaisha; FG Innovation Company Limited
H04L5/0007H04L1/00H04L1/0071H04L5/0042H04L27/26H04L27/2647
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,771,202
App. No.
16/317,584
Granted
Sep 8, 2020
Kind
B2
Abstract

A terminal apparatus includes a coding unit configured to divide a transport block into one or more code blocks and generate coded bit(s) by coding the one or more code blocks; and a transmitter configured to transmit the coded bit(s) by using a channel, wherein multiplex bit(s) are given based on at least coupling of the coded bit(s) generated by coding of the one or more code blocks, the coding unit maps the multiplex bit(s) to a matrix in a first-axis prioritized manner and reads the multiplex bit(s) from the matrix in the first-axis prioritized manner or in a second-axis prioritized manner, and whether the first axis or the second axis is prioritized in a case that the multiplex bit(s) are read from the matrix is given based on at least whether a signal waveform applied to a prescribed channel is an OFDM.

Claims (36)

1. A transmission apparatus comprising:

code block segmentation circuitry configured to output one or more code block(s) with a first size based on an input of a transport block with a Cyclic Redundancy Check (CRC), and

encoding circuitry configured to generate encoded bits by applying Low Density Parity Check (LDPC) coding for each of the one or more code block(s), wherein

the transport block with the CRC is segmented into the one or more code block(s) in a case that a second size of the transport block with the CRC is larger than a third size,

the third size is given based on a generation method for a matrix for the LDPC coding,

the third size is a first value in a case that a first matrix for the LDPC coding is generated based on a first generation method, and

the third size is a second value which is different from the first value in a case that a second matrix for the LDPC coding is generated based on a second generation method.

2. The transmission apparatus according to claim 1 , wherein a second CRC is added to the one or more code block(s) in a case that a number of the code block(s) is larger than 1.

3. The transmission apparatus according to claim 1 , wherein the encoded bits are generated based on the matrix for the LDPC coding.

4. The transmission apparatus according to claim 1 , wherein the encoded bits are generated based on an equation that the matrix for the LDPC coding multiplied by a second matrix equals to 0.

5. A method for a transmission apparatus, the method comprising:

outputting one or more code block(s) with a first size based on an input of a transport block with a Cyclic Redundancy Check (CRC), and

generating encoded bits by applying Low Density Parity Check (LDPC) coding for each of the one or more code block(s), wherein

the transport block with the CRC is segmented into the one or more code block(s) in a case that a second size of the transport block with the CRC is larger than a third size,

the third size is given based on a generation method for a matrix for the LDPC coding,

the third size is a first value in a case that a first matrix for the LDPC coding is generated based on a first generation method, and

the third size is a second value which is different from the first value in a case that a second matrix for the LDPC coding is generated based on a second generation method.

6. The transmission apparatus according to claim 1 , wherein

whether the first matrix for the LDPC coding is generated based on the first generation method or the second matrix for the LDPC coding is generated based on the second generation method is based on information in a Physical Downlink Control Channel (PDCCH).

7. A reception apparatus comprising:

decoding circuitry configured to decode encoded bits into one or more code block(s) with a first size, which Low Density Parity Check (LDPC) coding is applied to, and to output a transport block with a Cyclic Redundancy Check (CRC), wherein

the transport block with the CRC is segmented into the one or more code block(s) in a case that a second size of the transport block with the CRC is larger than a third size,

the third size is given based on a generation method for a matrix for the LDPC coding,

the third size is a first value in a case that a first matrix for the LDPC coding is generated based on a first generation method, and

the third size is a second value which is different from the first value in a case that a second matrix for the LDPC coding is generated based on a second generation method.

8. The reception apparatus according to claim 7 , wherein a second CRC is added to the one or more code block(s) in a case that a number of the code block(s) is larger than 1.

9. The reception apparatus according to claim 7 , wherein the encoded bits are generated based on the matrix for the LDPC coding.

10. The reception apparatus according to claim 7 , wherein the encoded bits are generated based on an equation that the matrix for the LDPC coding multiplied by a second matrix equals to 0.

11. The reception apparatus according to claim 7 , wherein whether the first matrix for the LDPC coding is generated based on the first generation method or the second matrix for the LDPC coding is generated based on the second generation method is based on information in a PDCCH.

12. A method for a reception apparatus, the method comprising:

decoding encoded bits into one or more code block(s) with a first size, which a Low Density Parity Check (LDPC) coding is applied to, and

outputting a transport block with a Cyclic Redundancy Check (CRC), wherein

the transport block with the CRC is segmented into the one or more code block(s) in a case that a second size of the transport block with the CRC is larger than a third size,

the third size is given based on a generation method for a matrix for the LDPC coding,

the third size is a first value in a case that a first matrix for the LDPC coding is generated based on a first generation method, and

the third size is a second value which is different from the first value in a case that a second matrix for the LDPC coding is generated based on a second generation method.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2023
From: SHARP KABUSHIKI KAISHA; SHARP CORPORATION
To: SHARP KABUSHIKI KAISHA
Reel/Frame 063815/0589 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2023
From: SHARP KABUSHIKI KAISHA; FG INNOVATION COMPANY LIMITED
To: SHARP KABUSHIKI KAISHA; SHARP CORPORATION
Reel/Frame 062389/0715 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 31, 2019
From: YOSHIMURA, TOMOKI; SUZUKI, SHOICHI; AIBA, TATSUSHI; LIU, LIQING; OUCHI, WATARU; HAYASHI, TAKASHI; IMAMURA, KIMIHIKO
To: SHARP KABUSHIKI KAISHA; FG INNOVATION COMPANY LIMITED
Reel/Frame 049327/0110 →
Priority Claims (1)
JP 2016-140062 · Jul 15, 2016 · national
Continuity (1)
Related Publication 20190229860A1 · Jul 25, 2019