IP Library Granted Patent US 11,056,415
Granted Patent B2
US 11,056,415 · App. 16/330,197 · Granted Jul 6, 2021

Semiconductor device

Inventors: Masami Oonishi (Tokyo, JP); Takashi Hirao (Tokyo, JP)
Assignee: Hitachi Automotive Systems, Ltd.
H01L23/3675H01L23/047H01L23/473H01L23/48H01L23/492H01L24/48H01L25/07H01L25/072H01L25/18H02M7/003H02M7/48H01L2224/48091H01L2224/48227H01L2224/48245H01L2224/48476H01L2924/00014H01L2924/14252H02M7/44
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,056,415
App. No.
16/330,197
Granted
Jul 6, 2021
Kind
B2
Abstract

To improve yield and reliability at the time when a plurality of semiconductor elements used for a semiconductor device is arranged in parallel. A semiconductor device according to the present invention includes a first submodule which includes a first semiconductor element sandwiched between a first conductor and a second conductor and a first lead wire which transmits a control signal of the first semiconductor element, a second submodule which includes a second semiconductor element sandwiched between a third conductor and a fourth conductor and a second lead wire which transmits a control signal of the second semiconductor element, a fifth conductor which is formed to cover the first conductor and the third conductor and is bonded to the first conductor and the third conductor, and a sixth conductor which is formed to cover the second conductor and the fourth conductor and is bonded to the second conductor and the fourth conductor, in which the first conductor is formed so as not to overlap with a part of the first lead wire facing a first connection portion to be connected to the second lead wire.

Claims (23)

1. A semiconductor device comprising:

a first submodule configured to include a first semiconductor element sandwiched between a first conductor and a second conductor and a first lead wire which transmits a control signal of the first semiconductor element;

a second submodule configured to include a second semiconductor element sandwiched between a third conductor and a fourth conductor and a second lead wire which transmits a control signal of the second semiconductor element;

a fifth conductor formed to cover the first conductor and the third conductor and electrically bonded to the first conductor and the third conductor; and

a sixth conductor formed to cover the second conductor and the fourth conductor and electrically bonded to the second conductor and the fourth conductor, wherein

the first conductor is formed so as not to overlap with a part of the first lead wire facing a first connection portion electrically connected to the second lead wire.

2. The semiconductor device according to claim 1 , wherein

the third conductor is formed so as not to overlap with a part of the second lead wire facing a second connection portion to be connected to the first lead wire.

3. The semiconductor device according to claim 1 , wherein

the first semiconductor element includes a plurality of semiconductor elements, and

the first lead wire is arranged at a position sandwiched between the one or more semiconductor elements.

4. The semiconductor device according to claim 3 , wherein

the second semiconductor element includes a plurality of semiconductor elements, and

the second lead wire is arranged at a position sandwiched between the one or more semiconductor elements.

5. The semiconductor device according to claim 3 , wherein

the first submodule includes a first wiring board on which the first lead wire is mounted, and

the second conductor forms a recess for containing the first wiring board.

6. The semiconductor device according to claim 1 , wherein

the sixth conductor forms a recess for containing the second conductor and the fourth conductor.

7. The semiconductor device according to claim 6 , wherein

the fifth conductor forms a recess for containing the first conductor and the third conductor.

8. The semiconductor device according to claim 1 , wherein

the first submodule and the second submodule form one of upper and lower arms of an inverter circuit.

Assignments (2)
CHANGE OF NAME Recorded Nov 30, 2021
From: HITACHI AUTOMOTIVE SYSTEMS, LTD.
To: HITACHI ASTEMO, LTD.
Reel/Frame 058481/0935 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 4, 2019
From: OONISHI, MASAMI; HIRAO, TAKASHI
To: HITACHI AUTOMOTIVE SYSTEMS, LTD.
Reel/Frame 048493/0562 →