IP Library Granted Patent US 11,737,316
Granted Patent B2
US 11,737,316 · App. 16/342,988 · Granted Aug 22, 2023

Display panels and manufacturing methods thereof

Inventors: Mengzhen Li (Langfang, CN); Chuang Chen (Langfang, CN); Lin He (Langfang, CN); Xiaokang Zhou (Langfang, CN)
Assignee: YUNGU (GU'AN) TECHNOLOGY CO., LTD.
H10K59/121H10K50/15H10K50/16H10K50/171H10K50/85H10K71/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,737,316
App. No.
16/342,988
Granted
Aug 22, 2023
Kind
B2
Abstract

The present disclosure relates to a display panel ( 10 ) and a method of manufacturing the same. The display panel ( 10 ) includes a substrate ( 101 ), a number of light transmissive units ( 320 ), and an package layer ( 600 ). The substrate ( 101 ) has a light transmissive region ( 700 ) and a pixel display region ( 800 ). The light transmissive region ( 700 ) and the pixel display region ( 800 ) are complementarily disposed with respect to the substrate ( 101 ). The plurality of light transmissive units ( 320 ) are disposed in the light transmissive region ( 700 ) and overlay a surface of the substrate ( 101 ) within the light transmissive region ( 700 ). The package layer ( 600 ) overlays a surface of a number of light transmissive units ( 320 ). In the present disclosure, the substrate ( 101 ) has a different structure in the light transmissive region ( 700 ) and the pixel display region ( 800 ).

Claims (33)

1. A display panel, comprising:

a substrate having a light transmissive region and a pixel display region, the light transmissive region and the pixel display region being complementarily disposed with respect to the substrate, wherein the light transmission region is disposed at an uppermost center position of the display panel;

a plurality of light transmissive units overlaying a surface of the substrate positioned within the light transmissive region;

a package layer overlaying the plurality of light transmissive units; and

a light extraction layer disposed between the plurality of light transmissive units and the package layer in both the light transmissive region and the pixel display region, a thickness of the light extraction layer positioned in the light transmissive region being the same as a thickness of the light extraction layer positioned in the pixel display region.

2. The display panel of claim 1 further comprising a buffer layer disposed between the surface of the substrate located within the light transmissive region and the plurality of light transmissive units.

3. The display panel of claim 1 , further comprising a dielectric layer disposed between the surface of the substrate located within the light transmissive region and the plurality of light transmissive units.

4. The display panel of claim 1 , wherein each of the light transmission units includes:

a hole injection layer overlaying the surface of the substrate located within the light transmissive region;

a hole transport layer overlaying a surface of the hole injection layer away from the substrate;

an electron blocking layer overlaying a surface of the hole transport layer away from the hole injection layer;

a light emitting layer overlaying a surface of the electron blocking layer away from the hole transport layer;

a hole blocking layer overlaying a surface of the light emitting layer away from the electron blocking layer;

an electron transport layer overlaying a surface of the hole blocking layer away from the light emitting layer; and

an electron injection layer overlaying a surface of the electron transport layer away from the hole blocking layer.

5. The display panel of claim 1 further comprising a pixel unit disposed in a region of the substrate within the pixel display region, the pixel unit comprising a pixel array controlling circuit and an electroluminescent diode electrically connected to the pixel array controlling circuit.

6. The display panel of claim 5 , wherein the pixel array controlling circuit comprises:

a buffer layer disposed on a surface of the substrate located within the pixel display region;

an active layer disposed on a surface of the buffer layer away from the substrate;

a first insulating layer disposed on a surface of the active layer away from the buffer layer;

a first metal layer disposed on a surface of the first insulating layer away from the active layer;

a second insulating layer disposed on a surface of the first metal layer away from the first insulating layer;

a second metal layer disposed on a surface of the second insulating layer away from the first metal layer;

a third insulating layer disposed on a surface of the second metal layer away from the second insulating layer;

a third metal layer disposed on a surface of the third insulating layer away from the second metal layer; and

a planarization layer disposed on a surface of the third metal layer away from the third insulating layer.

7. The display panel of claim 5 , wherein the electroluminescent diode comprises:

an anode layer disposed on a surface of the pixel array controlling circuit away from the substrate;

the plurality of light transmissive units disposed on a surface of the anode layer away from the pixel array controlling circuit;

a cathode layer disposed on a surface of the light transmissive units away from the anode layer; and

a light extraction layer disposed on a surface of the cathode layer away from the light transmissive unit.

8. The display panel of claim 1 , wherein a light transmittance of the light transmissive region is equal to or greater than 70%.

9. The display panel of claim 1 , wherein the plurality of light transmissive units avoid to include an electrode plate for driving the plurality of light transmissive units.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 9, 2026
From: YUNGU (GU'AN) TECHNOLOGY CO., LTD.
To: SUZHOU GOVISIONOX INNOVATION TECHNOLOGY CO., LTD.
Reel/Frame 073414/0670 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2025
From: YUNGU (GU'AN) TECHNOLOGY CO., LTD.
To: SUZHOU GOVISIONOX INNOVATION TECHNOLOGY CO., LTD.
Reel/Frame 073921/0290 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2023
From: LI, MENGZHEN; CHEN, CHUANG; HE, LIN; ZHOU, XIAOKANG
To: YUNGU (GU'AN) TECHNOLOGY CO., LTD.
Reel/Frame 063987/0967 →
Priority Claims (1)
CN 201810458362 · May 14, 2018 · national
Continuity (1)
Related Publication 20210376004A1 · Dec 2, 2021