IP Library Granted Patent US 11,509,275
Granted Patent B2
US 11,509,275 · App. 16/389,295 · Granted Nov 22, 2022

Method and apparatus for bias control with a large dynamic range for Mach-Zehnder modulators

Inventors: Mark J. Dayel (Mountain View, CA); Wen-Jr Jiang (San Jose, CA); Jianying Zhou (Acton, MA)
Assignee: NeoPhotonics Corporation
H03G3/3084G02F1/0121G02F1/0123G02F1/0147G02F1/2255G02F1/2257H03F3/45475G02F1/212G02F2203/50H03G2201/103
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,509,275
App. No.
16/389,295
Granted
Nov 22, 2022
Kind
B2
Abstract

Improved dither detection, measurement, and voltage bias adjustments for an electro-optical modulator are described. The electro-optical modulator generally includes RF electrodes and phase heaters interfaced with semi-conductor waveguides on the arms of Mach-Zehnder interferometers, where a processor is connected to output a bias tuning voltage to the electro-optical modulator for controlling optical modulation. A variable gain amplifier (VGA) can be configured with AC coupling connected to receive a signal from a transimpediance amplifier (TIA) that is configured to amply a photodetector signal from an optical tap that is used to measure an optical signal with a dither signal. The analog to digital converter (ADC) can be connected to receive output from the VGA. The processor can be connected to receive the signal from the ADC and to output the bias tuning voltage based on evaluation of the signal from the tap.

Claims (14)

1. A dither detection system for an electro-optical modulator, the dither detection system comprising:

a variable gain amplifier (VGA) with AC coupling connected to receive a signal from a transimpediance amplifier (TIA) that is configured to amply the photodetector signal from an optical tap that is used to measure an optical signal with a dither signal;

an analog to digital converter (ADC) connected to receive output from the VGA; and

a processor connected to receive the signal from the ADC and to output a bias tuning voltage based on evaluation of the signal from the tap.

2. The dither detection system of claim 1 further comprising a DC blocker configured to receive output from the TIA and transmit the AC signal to the VGA.

3. The dither detection system of claim 1 further comprising an electro-optical modulator comprising RF electrodes interfaced with semi-conductor waveguides on the arms of Mach-Zehnder interferometers, wherein the processor is connected to output the bias tuning voltage to the electro-optical modulator for controlling optical modulation.

4. The dither detection system of claim 3 wherein the electro-optical modulator includes phase heaters interfaced with the semi-conductor waveguides and connected to receive the output bias tuning voltage for controlling phase modulation using heat.

5. The dither detection system of claim 4 wherein the output voltage to the heaters is scaled by the square root of a target phase shift calculated by the processor based on the signal from the ADC.

6. The dither detection system of claim 4 wherein the processor is connected to output the dither signal for measurement by the optical tap along with the bias tuning voltage.

7. The dither detection system of claim 1 wherein the VGA is configured to have a maximum VGA output that is below the full scale of the ADC.

8. The dither detection system of claim 1 wherein the VGA is configured to have a maximum VGA output around 80% of the full scale of the ADC full scale.

9. The dither detection system of claim 1 wherein the dither signal includes a first dither signal having a first dither frequency is 5 kHz and a second dither signal having a second dither frequency is 3.33 kHz, and wherein the number of points is 48.

10. The dither detection system of claim 1 wherein the bias tuning voltage is a fundamental voltage bias, and wherein a first dither value is used.

11. The dither detection system of claim 1 wherein the bias tuning voltage is a fundamental voltage bias, and wherein a first dither value and a second dither value are both used.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2025
From: LUMENTUM OPERATIONS LLC
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 074974/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2025
From: NEOPHOTONICS CORPORATION
To: LUMENTUM OPERATIONS LLC
Reel/Frame 072716/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2019
From: DAYEL, MARK J.; JIANG, WEN-JR; ZHOU, JIANYING
To: NEOPHOTONICS CORPORATION
Reel/Frame 049205/0591 →
Continuity (2)
Provisional Application 62660491 · Apr 20, 2018
Related Publication 20190324298A1 · Oct 24, 2019