IP Library Granted Patent US 11,139,357
Granted Patent B2
US 11,139,357 · App. 16/499,809 · Granted Oct 5, 2021

Organic light-emitting diode display substrate, manufacturing method thereof, and display device

Inventors: Pan Xu (Beijing, CN); Yicheng Lin (Beijing, CN); Cuili Gai (Beijing, CN); Ling Wang (Beijing, CN); Yongqian Li (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
H01L27/3269H01L27/3262H01L27/3272H01L51/56H01L27/1225H01L29/7869H01L29/78633H01L2227/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,139,357
App. No.
16/499,809
Granted
Oct 5, 2021
Kind
B2
Abstract

An OLED display substrate, a manufacturing method thereof, and a display device are provided. The manufacturing method includes forming a PIN photodiode on a base substrate, forming an insulative protection layer covering the PIN photodiode, and forming an oxide TFT. The PIN photodiode is formed prior to the formation of an active layer of the oxide TFT, and the insulative protection layer covering the PIN photodiode is formed prior to the formation of a source electrode and a drain electrode of the oxide TFT.

Claims (16)

1. A method of manufacturing an Organic Light-Emitting Diode (OLED) display substrate, comprising:

forming a PIN photodiode on a base substrate, forming an insulative protection layer covering the PIN photodiode, and forming an oxide Thin Film Transistor (TFT), the oxide TFT comprising a switching TFT connected to the PIN photodiode, said forming the PIN photodiode on the base substrate comprising:

forming a first electrode of the PIN photodiode on the base substrate;

forming a photovoltaic conversion layer of the PIN photodiode on the first electrode; and

forming a second electrode of the PIN photodiode on the photovoltaic conversion layer, wherein the PIN photodiode is formed prior to the formation of an active layer of the oxide TFT, and the insulative protection layer covering the PIN photodiode is formed prior to the formation of a source electrode and a drain electrode of the oxide TFT;

prior to forming the source electrode and the drain electrode of the oxide TFT, the method further comprises forming a via-hole penetrating through a layer on the second electrode of the PIN photodiode; and

subsequent to forming the via-hole penetrating through the layer on the second electrode of the PIN photodiode, the method further comprises forming a conductive connection pattern,

wherein the conductive connection pattern is at least partially located within the via-hole and configured to connect the second electrode and a source electrode of the switching TFT, and

wherein the conductive connection pattern and the source electrode and the drain electrode of the oxide TFT are formed through a single patterning process.

2. The method according to claim 1 , wherein the oxide TFT is a top-gate TFT;

prior to forming the active layer of the oxide TFT, the method further comprises forming a light-shielding layer; and

an orthogonal projection of the active layer onto the base substrate falls within an orthogonal projection of the light-shielding layer onto the base substrate, and the light-shielding layer and the first electrode are formed through a single patterning process.

3. The method according to claim 1 , wherein the oxide TFT is a bottom-gate TFT;

prior to forming the active layer of the oxide TFT, the method further comprises forming a gate electrode of the oxide TFT; and

an orthogonal projection of the active layer onto the base substrate falls within an orthogonal projection of the gate electrode onto the base substrate, and the gate electrode and the first electrode are formed through a single patterning process.

4. The method according to claim 3 , wherein the insulative protection layer is a gate insulation layer of the oxide TFT.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2022
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 060826/0252 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SECOND INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL: 50767 FRAME: 594. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 25, 2019
From: XU, PAN; GAI, CUILI; WANG, LING; LI, YONGQIAN; LIN, YICHENG
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 051052/0325 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOURTH ASSIGNOR'S NAME PREVIOUSLY RECORDED ON REEL 050641 FRAME 0726. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 18, 2019
From: XU, PAN; GAI, CULLI; WANG, LING; LI, YONGQIAN; LIN, YICHENG
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 050767/0594 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 7, 2019
From: XU, PAN; GAI, CUILI; WANG, LING; LI, YONGGIAN; LIN, YICHENG
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 050641/0726 →
Priority Claims (1)
CN 201810419696.X · May 4, 2018 · national
Continuity (1)
Related Publication 20200273933A1 · Aug 27, 2020