IP Library Granted Patent US 11,184,033
Granted Patent B2
US 11,184,033 · App. 16/517,144 · Granted Nov 23, 2021

Data storage device

Inventor: Kyoung Lae Cho (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
H03M13/3707G06F3/064G06F3/0619G06F3/0659G06F3/0679G06F11/1048G06F11/1076H03M13/1108H03M13/1111
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,184,033
App. No.
16/517,144
Granted
Nov 23, 2021
Kind
B2
Abstract

A data storage device includes a nonvolatile memory device configured to read and output a plurality of data chunks; and a data processing block configured to perform decoding on the data chunks, the data processing block comprising a sequencer configured to generate a decoding information on the data chunks; and a core circuit configured to perform normal decoding on a first data chunk among the data chunks based on the decoding information, and perform fast decoding on a second data chunk among the data chunks depending on whether a result of the normal decoding satisfies a fast decoding condition, wherein the fast decoding requires a shorter execution time than the normal decoding.

Claims (10)

1. A data processing system comprising:

a storage medium configured to retain data received from a host through a network, and

a controller configured to read the data from the storage medium in response to a read request transmitted from the host, transmit read data to a data processing block for a decoding, and transmit decoded data from the data processing block to a memory,

wherein the data processing block is configured to manage a first decoder and a second decoder to run the decoding for the read data, and activate a fast decoding having shorter latency than a normal decoding after a fast decoding condition is satisfied.

2. The data processing system according to claim 1 , further comprising a wireless network interface,

wherein the network is a wireless network.

3. The data processing system according to claim 1 , wherein the fast decoding condition is satisfied when a result of a previous decoding includes at least one among whether the previous decoding is a failure, whether the number of error bits corrected in the previous decoding exceeds a threshold number and whether a decoding iteration count in the previous decoding exceeds a threshold iteration count.

4. The data processing system according to claim 3 , wherein the previous decoding is the normal decoding.

5. The data processing system according to claim 4 , wherein the read data includes data chunks, and

wherein the data processing block performs the previous decoding on a data chunk among the data chunks, and performs the fast decoding on at least one data chunk on which the normal decoding is not yet performed among the data chunks.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2019
From: CHO, KYOUNG LAE
To: SK HYNIX INC.
Reel/Frame 049806/0943 →
Priority Claims (1)
KR 10-2015-0136362 · Sep 25, 2015 · national
Continuity (3)
Continuation 16138512 · Sep 21, 2018
Continuation In Part 15016443 · Feb 5, 2016
Related Publication 20190341943A1 · Nov 7, 2019