IP Library Granted Patent US 11,513,699
Granted Patent B2
US 11,513,699 · App. 16/529,361 · Granted Nov 29, 2022

System and method for caching data in persistent memory of a non-volatile memory express storage array enclosure

Inventors: Walter A. O'Brien, III (Westboro, MA); Thomas N. Dibb (Rutland, MA); Randall H. Shain (Wrentham, MA)
Assignee: EMP IP Holding Company, LLC
G06F3/0626G06F3/067G06F3/0659G06F12/0813
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,513,699
App. No.
16/529,361
Granted
Nov 29, 2022
Kind
B2
Abstract

A method, computer program product, and computing system for receiving, via a storage processor of a storage system, a write request for writing a data portion to a storage array enclosure of non-volatile memory express (NVMe) drives communicatively coupled to the storage processor, where the write request may be received from a host. The data portion may be written to a persistent memory write cache within the storage array enclosure.

Claims (41)

1. A computer-implemented method comprising:

receiving, via a first storage processor or a second storage processor of a storage system, a write request for writing a data portion to a storage array enclosure of non-volatile memory express (NVMe) drives communicatively coupled to and physically separated in a different enclosure from the first storage processor or the second storage processor, wherein the write request is received from a host, wherein the first storage processor and the second storage processor are communicatively coupled to the storage array enclosure of NVMe devices via non-volatile memory express over fabrics (NVMe-oF), wherein the storage array enclosure further includes a first storage controller, a second storage controller, a drive carrier, a disk drive, and a midplane, wherein the midplane is configured to distribute power and signals to components within the storage array enclosure, wherein each of the NVMe devices is coupled directly to the first storage controller and the second storage controller, wherein the first storage controller and second storage controller each include a module configured to support, control, and monitor the storage array enclosure;

writing the data portion to a persistent memory write cache within the storage array enclosure, wherein writing the data portion to the persistent memory write cache includes:

providing the write request to a first persistent memory device of the persistent memory write cache via a first remote direct memory access (RDMA) write operation from the first storage processor directly to the first persistent memory device of the persistent memory write cache;

providing the write request to a second persistent memory device of the persistent memory write cache via a second RDMA write operation from the second storage processor directly to the second persistent memory device of the persistent memory write cache; and

in response to the first storage controller receiving a write request, multicasting the write request from the first storage controller to the second storage controller, wherein the first storage controller and the second storage controller are communicatively coupled;

generating, in response to writing the data to the persistent memory write cache within the storage array enclosure, a write notification to the host that provided the write request;

determining whether the first storage processor is unavailable;

in response to determining the first storage processor is unavailable, accessing write cache data associated with the first storage processor through the second storage processor, the first storage controller, and the second storage controller, wherein accessing write cache data associated with the first storage processor occurs from the second persistent memory device; and

in response to determining the first storage processor is unavailable, continuing to replicate the data portion of the write request to the first persistent memory device and the second persistent memory device, via the second storage processor.

2. The computer implemented method of claim 1 , wherein the storage system includes a plurality of storage processors configured to receive a plurality of write requests.

3. The computer implemented method of claim 2 , further comprising:

accessing, via a first storage processor, write cache data associated with a second storage processor from the persistent memory write cache within the storage array enclosure.

4. A computer program product residing on a non-transitory computer readable medium having a plurality of instructions stored thereon which, when executed by a processor, cause the processor to perform operations comprising:

receiving, via a first storage processor or a second storage processor of a storage system, a write request for writing a data portion to a storage array enclosure of non-volatile memory express (NVMe) drives communicatively coupled to and physically separated in a different enclosure from the first storage processor or the second storage processor, wherein the write request is received from a host, wherein the first storage processor and the second storage processor are communicatively coupled to the storage array enclosure of NVMe devices via non-volatile memory express over fabrics (NVMe-oF), wherein the storage array enclosure further includes a first storage controller, a second storage controller, a drive carrier, a disk drive, and a midplane, wherein the midplane is configured to distribute power and signals to components within the storage array enclosure, wherein each of the NVMe devices is coupled directly to the first storage controller and the second storage controller, wherein the first storage controller and second storage controller each include a module configured to support, control, and monitor the storage array enclosure;

writing the data portion to a persistent memory write cache within the storage array enclosure, wherein writing the data portion to the persistent memory write cache includes:

providing the write request to a first persistent memory device of the persistent memory write cache via a first remote direct memory access (RDMA) write operation from the first storage processor directly to the first persistent memory device of the persistent memory write cache;

providing the write request to a second persistent memory device of the persistent memory write cache via a second RDMA write operation from the second storage processor directly to the second persistent memory device of the persistent memory write cache; and

in response to the first storage controller receiving a write request, multicasting the write request from the first storage controller to the second storage controller, wherein the first storage controller and the second storage controller are communicatively coupled;

generating, in response to writing the data to the persistent memory write cache within the storage array enclosure, a write notification to the host that provided the write request;

determining whether the first storage processor is unavailable;

in response to determining the first storage processor is unavailable, accessing write cache data associated with the first storage processor through the second storage processor, the first storage controller, and the second storage controller, wherein accessing write cache data associated with the first storage processor occurs from the second persistent memory device; and

in response to determining the first storage processor is unavailable, continuing to replicate the data portion of the write request to the first persistent memory device and the second persistent memory device, via the second storage processor.

5. The computer program product of claim 4 , wherein the storage system includes a plurality of storage processors configured to receive a plurality of write requests.

6. The computer program product of claim 5 , further comprising instructions for:

accessing, via a first storage processor, write cache data associated with a second storage processor from the persistent memory write cache within the storage array enclosure.

7. A computing system including a processor and memory configured to perform operations comprising:

receiving, via a first storage processor or a second storage processor of a storage system, a write request for writing a data portion to a storage array enclosure of non-volatile memory express (NVMe) drives communicatively coupled to and physically separated in a different enclosure from the first storage processor or the second storage processor, wherein the write request is received from a host, wherein the first storage processor and the second storage processor are communicatively coupled to the storage array enclosure of NVMe devices via non-volatile memory express over fabrics (NVMe-oF), wherein the storage array enclosure further includes a first storage controller, a second storage controller, a drive carrier, a disk drive, and a midplane, wherein the midplane is configured to distribute power and signals to components within the storage array enclosure, wherein each of the NVMe devices is coupled directly to the first storage controller and the second storage controller, wherein the first storage controller and second storage controller each include a module configured to support, control, and monitor the storage array enclosure;

writing the data portion to a persistent memory write cache within the storage array enclosure, wherein writing the data portion to the persistent memory write cache includes:

providing the write request to a first persistent memory device of the persistent memory write cache via a first remote direct memory access (RDMA) write operation from the first storage processor directly to the first persistent memory device of the persistent memory write cache;

providing the write request to a second persistent memory device of the persistent memory write cache via a second RDMA write operation from the second storage processor directly to the second persistent memory device of the persistent memory write cache; and

in response to the first storage controller receiving a write request, multicasting the write request from the first storage controller to the second storage controller, wherein the first storage controller and the second storage controller are communicatively coupled;

generating, in response to writing the data to the persistent memory write cache within the storage array enclosure, a write notification to the host that provided the write request;

determining whether the first storage processor is unavailable;

in response to determining the first storage processor is unavailable, accessing write cache data associated with the first storage processor through the second storage processor, the first storage controller, and the second storage controller, wherein accessing write cache data associated with the first storage processor occurs from the second persistent memory device; and

in response to determining the first storage processor is unavailable, continuing to replicate the data portion of the write request to the first persistent memory device and the second persistent memory device, via the second storage processor.

8. The computing system of claim 7 , wherein the storage system includes a plurality of storage processors configured to receive a plurality of write requests.

9. The computing system of claim 8 , wherein the process is further configured for:

accessing, via a first storage processor, write cache data associated with a second storage processor from the persistent memory write cache within the storage array enclosure.

10. The computer implemented method of claim 1 , wherein the storage system includes a plurality of storage array enclosures, wherein each storage array enclosure of the plurality of storage array enclosures are configured to be added to the storage system and configured to be removed from the storage system, wherein the size of the persistent memory write cache scales with the plurality of storage array enclosures.

11. The computer implemented method of claim 10 , wherein the first persistent memory device and the second persistent memory device located within each storage array enclosure of the plurality of storage array enclosures are configured as replication pairs.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053311/0169) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0742 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (050724/0571) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0088 →
RELEASE OF SECURITY INTEREST AT REEL 050406 FRAME 421 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 058213/0825 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 053311/0169 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Oct 15, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 050724/0571 →
SECURITY AGREEMENT Recorded Sep 17, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 050406/0421 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2019
From: O'BRIEN, WALTER A., III; DIBB, THOMAS N.; SHAIN, RANDALL H.
To: EMC IP HOLDING COMPANY, LLC
Reel/Frame 049935/0180 →