IP Library Granted Patent US 11,094,658
Granted Patent B2
US 11,094,658 · App. 16/530,685 · Granted Aug 17, 2021

Substrate, electronic substrate, and method for producing electronic substrate

Inventors: Tadashi Kosuga (Yokohama, JP); Tin-Lup Wong (Morrisville, NC)
Assignee: LENOVO (SINGAPORE) PTE. LTD.
H01L24/16H01L23/13H01L23/49838H01L24/81H01L2224/16227H01L2224/16237H01L2224/81007H01L2224/81411H01L2224/81413H01L2224/81447H01L2224/81455H01L2224/81815
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,094,658
App. No.
16/530,685
Granted
Aug 17, 2021
Kind
B2
Abstract

A substrate is capable of effectively reinforcing a connecting portion between an electronic component and the substrate. The substrate is a substrate on which a first electronic component having a plurality of bumps is to be mounted, and includes a base portion including an insulator and having, on the upper face thereof, at least one groove portion configured to store a tip portion of at least one of the bumps, and includes an electrode formed on at least the bottom face of the groove portion.

Claims (10)

1. A substrate on which a first electronic component having a plurality of bumps is to be mounted, the substrate comprising:

a base portion including an insulator and having, on an upper face thereof, a plurality of groove portions each configured to receive a tip portion of a corresponding one of the bumps of the first electronic component; and

a plurality of first electrodes on at least a bottom face of each of the plurality of groove portions wherein

the plurality of groove portions are located in an outer peripheral area on the base portion,

the base portion includes a recessed portion located inward of the outer peripheral area,

an upper face of the recessed portion being a flat surface which is recessed from an upper face of the outer peripheral area,

a plurality of second electrodes are configured to be connected to the plurality of bumps configured to be disposed in the recessed portion, and

an upper surface of each of the plurality of second electrodes being flush with an upper surface of the recessed portion.

2. The substrate according to claim 1 , wherein the plurality of first electrodes are on the bottom face and a side face of each of the plurality of groove portions.

3. The substrate according to claim 1 , wherein a plurality of the groove portions are on the upper face in a grid pattern.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2025
From: LENOVO PC INTERNATIONAL LIMITED
To: LENOVO SWITZERLAND INTERNATIONAL GMBH
Reel/Frame 069870/0670 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2022
From: LENOVO (SINGAPORE) PTE LTD
To: LENOVO PC INTERNATIONAL LIMITED
Reel/Frame 060638/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2019
From: KOSUGA, TADASHI; WONG, TIN-LUP
To: LENOVO (SINGAPORE) PTE. LTD.
Reel/Frame 049946/0351 →