IP Library Granted Patent US 10,991,644
Granted Patent B2
US 10,991,644 · App. 16/547,814 · Granted Apr 27, 2021

Integrated circuit package having a low profile

Inventors: Paul A. David (Bow, NH); Harry Chandra (Phoenix, AZ); William P. Taylor (Amherst, NH)
Assignee: Allegro MicroSystems, LLC
H01L23/49575G01R33/0047G01R33/07H01L21/565H01L23/31H01L23/3135H01L23/49541H01L25/0652H01L31/0203H01L43/06H01L43/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,991,644
App. No.
16/547,814
Granted
Apr 27, 2021
Kind
B2
Abstract

A method of providing a sensor IC package can include applying a film to a leadframe having first and second surfaces, mounting at least one component to the film, and applying a pre-mold material to cover at least a portion of the leadframe and the passive component while leaving a first side of the leadframe exposed. The film can be removed and a die attached to the first side of the leadframe. At least one electrical connection can be formed between the die and the leadframe. The assembly of the die, the leadframe, and the pre-mold material can be encapsulated with a final mold material to provide a low profile IC package.

Claims (60)

1. A method, comprising:

applying a film to a leadframe having first and second surfaces, wherein the film is applied to the second surface of the leadframe;

mounting at least one component to the film;

applying a pre-mold material to cover at least a portion of the first surface of the leadframe and the at least one component;

removing the film to expose the second surface of the leadframe;

attaching a die to the second surface of the leadframe;

forming at least one electrical connection between the die and the leadframe; and

encapsulating the die, the leadframe, the at least one component and the pre-mold material with a final mold material to provide an IC package.

2. The method according to claim 1 , further including attaching a magnet to the opposite side of the leadframe as the die.

3. The method according to claim 1 , wherein the at least one component comprises one or more of a capacitor, resistor, inductor, and/or coil.

4. The method according to claim 1 , wherein the at least one component comprises one or more active components.

5. The method according to claim 4 , wherein the one or more active component comprises a transistor, transducer, and/or circuit.

6. The method according to claim 1 , further including a magnetic field sensing element coupled to the die.

7. The method according to claim 1 , wherein the at least one component and the leadframe are substantially co-planar.

8. The method according to claim 1 , wherein the at least one electrical connection comprises a wirebond.

9. The method according to claim 1 , wherein a thickness of the IC package is less than 1.25 mm.

10. The method according to claim 9 , wherein a total thickness of the leadframe and the pre-mold material is less than about 0.75 mm.

11. The method according to claim 10 , wherein a thickness of the leadframe is less than about 0.35 mm.

12. The method according to claim 1 , wherein the IC package has exactly two leads.

13. The method according to claim 1 , wherein the IC package has exactly three leads.

14. The method according to claim 1 , further including attaching a magnet to the opposite side of the leadframe as the die, wherein the magnet abuts the pre-mold material.

15. The method according to claim 1 , further including providing wirebonds between the die and the leadframe, applying the pre-mold material, and then providing wirebonds to the at least one component, which is on an opposite side of the leadframe as the die.

16. The method according to claim 1 , wherein the at least one component is secured in position by the pre-mold material.

17. The method according to claim 1 , further including connecting the at least one component to the leadframe with a wirebond.

18. The method according to claim 1 , wherein the at least one component includes first and second passive components with respective wirebonds.

19. The method according to claim 1 , wherein the portion of the leadframe attached to the die comprises a non-conductive material.

20. An IC package fabricated in accordance with claim 1 .

21. A method comprising:

employing a film having first and second surfaces;

mounting at least one component to the first surface of the film;

mounting leadframe portions to the first surface of the film;

applying a pre-mold material on the first surface of the film to cover at least a portion of the passive component and the at least one of the leadframe portions;

removing the film;

attaching a die to the premold material;

forming at least one electrical connection from the at least one component to one of the leadframe portions and/or the die; and

encapsulating the die, the at least one component, and the pre-mold material with a final mold material to provide an IC package.

22. The method according to claim 21 , wherein the at least one component comprises one or more of a capacitor, resistor, inductor, coil, transistor, transducer and/or circuit.

23. The method according to claim 21 , wherein the die includes a magnetic field sensing element.

24. The method according to claim 21 , wherein the at least one electrical connection comprises a wirebond.

25. The method according to claim 21 , wherein a thickness of the IC package is less than 1.25 mm.

26. The method according to claim 21 , further including providing wirebonds between the die and the leadframe portions, applying the pre-mold material, and then providing wirebonds to the at least one component.

27. The method according to claim 21 , wherein the at least one component is secured in position by the pre-mold material.

28. An IC package, comprising:

a leadframe having first and second surfaces;

at least one component supported by the leadframe;

a pre-mold material covering at least a portion of the first surface of the leadframe and the at least one component and securing the at least one component in position;

a die supported by the second surface of the leadframe;

at least one electrical connection between the die and the leadframe; and

encapsulant encapsulating the die, the leadframe, the at least one component, and the pre-mold material to provide an IC package,

wherein a thickness of the IC package is less than about 1.25 mm.

29. The IC package according to claim 28 , further including a magnet on the opposite side of the leadframe as the die.

30. The IC package according to claim 28 , wherein the at least one component comprises one or more of a capacitor, resistor, inductor, coil, active component, transistor, transducer, and/or circuit.

31. The IC package according to claim 28 , further including a magnetic field sensing element on or about the die.

32. The IC package according to claim 28 , wherein the at least one component and the leadframe are substantially co-planar.

33. The IC package according to claim 28 , wherein the at least one electrical connection comprises a wirebond.

34. The IC package according to claim 28 , wherein a total thickness of the leadframe and the pre-mold material is less than about 0.75 mm.

35. The IC package according to claim 34 , wherein a thickness of the leadframe is less than about 0.35 mm.

36. The IC package according to claim 28 , wherein the IC package has exactly two leads.

37. The IC package according to claim 28 , wherein the IC package has exactly three leads.

38. The IC package according to claim 28 , further including a magnet at the opposite side of the leadframe as the die, wherein the magnet abuts the pre-mold material.

Assignments (6)
RELEASE OF SECURITY INTEREST IN PATENTS AT REEL 053957/FRAME 0874 Recorded Nov 1, 2023
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 065420/0572 →
RELEASE OF SECURITY INTEREST IN PATENTS (R/F 053957/0620) Recorded Jun 22, 2023
From: MIZUHO BANK, LTD., AS COLLATERAL AGENT
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 064068/0360 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2023
From: ALLEGRO MICROSYSTEMS, LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS THE COLLATERAL AGENT
Reel/Frame 064068/0459 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: MIZUHO BANK LTD., AS COLLATERAL AGENT
Reel/Frame 053957/0620 →
PATENT SECURITY AGREEMENT Recorded Oct 1, 2020
From: ALLEGRO MICROSYSTEMS, LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT
Reel/Frame 053957/0874 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2019
From: DAVID, PAUL A.; CHANDRA, HARRY; TAYLOR, WILLIAM P.
To: ALLEGRO MICROSYSTEMS, LLC
Reel/Frame 050201/0902 →
Continuity (1)
Related Publication 20210057314A1 · Feb 25, 2021