IP Library Granted Patent US 10,847,223
Granted Patent B2
US 10,847,223 · App. 16/557,359 · Granted Nov 24, 2020

Storage device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,847,223
App. No.
16/557,359
Granted
Nov 24, 2020
Kind
B2
Abstract

A storage device includes a first group of wirings extending in a first direction, a second group of wirings extending in a second direction, and memory cells between the first and second groups, each including a variable resistance element and a selection element becoming conductive when a voltage greater than a threshold is applied. Va applied across a first cell to be selected satisfies Va>Vd>Vb and Va>Vd>Vc. A first wiring of the first group and a second wiring of the second group are connected to the first cell. A third wiring of the first group and a fourth wiring of the second group are adjacent to the first wiring and the second wiring. Vb, Vc, and Vd are applied across a second cell between the first and fourth wirings, a third cell between the second and third wirings, and a fourth cell between the third and fourth wirings.

Claims (71)

1. A storage device comprising:

a first group of wirings each extending in a first direction;

a second group of wirings each extending in a second direction intersecting the first direction; and

a plurality of memory cells electrically connected between the first and second groups of wirings, each memory cell including

a variable resistance element having a first state and a second state where a resistance thereof is higher than that in the first state, and

a selection element that is electrically connected to the variable resistance element in series and becomes conductive when a voltage greater than a threshold voltage is applied across the memory cell, wherein

a voltage Va, which is greater than the threshold voltage and applied across a first memory cell to be selected, satisfies the following relationships:

Va>Vd>Vb and Va>Vd>Vc, where

a first wiring is a wiring of the first group connected to the first memory cell,

a second wiring is a wiring of the second group connected to the first memory cell,

a third wiring is a wiring of the first group adjacent to the first wiring,

a fourth wiring is a wiring of the second group adjacent to the second wiring,

Vb is a voltage applied across a second memory cell between the first and fourth wirings,

Vc is a voltage applied across a third memory cell between the second and third wirings, and

Vd is a voltage applied across a fourth memory cell between the third and fourth wirings.

2. The storage device according to claim 1 , wherein

the following relationships are further satisfied:

Va>Vd>Vb>Ve and Va>Vd>Vc>V, where

a fifth wiring is a wiring of the first group not adjacent to the first wiring,

a sixth wiring is a wiring of the second group not adjacent to the second wiring, and

Ve is a voltage applied across a fifth memory cell between the fifth and sixth wirings.

3. The storage device according to claim 1 , wherein

Va, Vb, and Vc satisfy the following relationships:

Va/2>Vb>0 and Va/2>Vc>0.

4. The storage device according to claim 1 , wherein

Va and Vd satisfy the following relationship:

Va/2≥Vd>0.

5. The storage device according to claim 1 , wherein

Va and Vd satisfy the following relationship:

Va/2≥Vd>Va/3.

6. The storage device according to claim 1 , wherein

the variable resistance element and the selection element are stacked in a third direction perpendicular to the first and second directions.

7. The storage device according to claim 1 , wherein

the selection element is a two-terminal selection element having a non-linear current-voltage characteristic.

8. The storage device according to claim 1 , wherein

the first group of wirings are lower layer wirings,

the second group of wirings are upper layer wirings.

9. The storage device according to claim 8 , wherein

Vb and Vc satisfy the following relationship:

vb>vc.

10. The storage device according to claim 1 , wherein

the variable resistance element is a phase change memory element.

11. The storage device according to claim 1 , wherein

the first group of wirings and the second group of wirings are perpendicular to each other.

12. A storage device comprising:

a plurality of lower layer wirings each extending in a first direction;

a plurality of higher layer wirings each extending in a second direction intersecting the first direction; and

a plurality of memory cells electrically connected between the lower layer wirings and the higher layer wirings, each memory cell including

a variable resistance element having a first state and a second state where a resistance thereof is higher than that in the first state, and

a selection element electrically connected to the variable resistance element in series and stacked on the variable resistance element in a third direction perpendicular to the first and second directions, the selection element becoming conductive when a voltage greater than a threshold voltage is applied across the memory cell, wherein

voltages Vb and Vc, which are respectively applied across second and third memory cells other than a first memory cell to be selected, satisfy the following relationship:

Vb>Vc, where

a first wiring is a lower layer wiring connected to the first memory cell,

a second wiring is a higher layer wiring connected to the first memory cell,

a third wiring is a lower layer wiring adjacent to the first wiring,

a fourth wiring is a higher layer wiring adjacent to the second wiring,

the second memory cell is electrically connected between the first and fourth wirings, and

the third memory cell is electrically connected between the second and third wirings.

13. The storage device according to claim 12 , further comprising:

a first insulating portion between the first and third memory cells;

a second insulating portion between the second memory cell and a fourth memory cell, the fourth memory cell being electrically connected between the third and fourth wirings;

a third insulating portion between a first structure including the first memory cell, the third memory cell, and the first insulating portion, and a second structure including the second memory cell, the fourth memory cell, and the second insulating portion,

the third insulating portion continuously extending in the second direction along a side surface of the first structure facing the second structure;

a fourth insulating portion between the first and second structures and continuously extending in the second direction along a side surface of the second structure facing the first structure; and

a fifth insulating portion between the third and fourth insulating portions and continuously extending in the second direction.

14. The storage device according to claim 12 , wherein

the selection element is a two-terminal selection element having a non-linear current-voltage characteristic.

15. The storage device according to claim 12 , wherein

the variable resistance element is a phase change memory element.

16. The storage device according to claim 12 , wherein

the lower layer wirings and the higher layer wirings are perpendicular to each other.

Assignments (2)
CHANGE OF NAME AND ADDRESS Recorded Jan 31, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058905/0582 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2019
From: KUSUNOKI, NAOKI; ENDA, TOSHIYUKI; TOKUHIRA, HIROKI; MIYAZAKI, TAKAYUKI
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 051179/0390 →