IP Library Granted Patent US 11,375,186
Granted Patent B2
US 11,375,186 · App. 16/593,186 · Granted Jun 28, 2022

Encoder, decoder, encoding method, and decoding method

Inventors: Ryuichi Kanoh (Osaka, JP); Takahiro Nishi (Nara, JP); Tadamasa Toma (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/117H04N19/176H04N19/182H04N19/186
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,375,186
App. No.
16/593,186
Granted
Jun 28, 2022
Kind
B2
Abstract

An encoder includes processing circuitry and a memory coupled to the processing circuitry. Using the memory, the processing circuitry is configured to: change values of pixels in a first block and a second block to filter a boundary between the first block and the second block, using clipping such that change amounts of the respective values do not exceed respective thresholds, the pixels in the first block and the second block being arranged along a line across the boundary. The pixels include type one pixels and type two pixels different from the type one pixels. The respective thresholds for the type one pixels in the first block and the second block are selected to be symmetrical or asymmetrical with respect to the boundary based on block sizes of the first block and the second block.

Claims (16)

1. A decoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein, using the memory, the processing circuitry is configured to:

change values of luma pixels in a first block and a second block to filter a first boundary between the first block and the second block, using clipping such that change amounts of the respective values are within respective luma clip widths, the luma pixels in the first block and the second block being arranged along a first line across the first boundary, and

change values of chroma pixels in a third block and a fourth block to filter a second boundary between the third block and the fourth block, using clipping such that change amounts of the respective values are within respective chroma clip widths, the chroma pixels in the third block and the fourth block being arranged along a second line across the second boundary,

wherein the luma clip widths applied to the luma pixels arranged along the first line are selected to be asymmetrical with respect to the first boundary, and

wherein the chroma clip widths applied to the chroma pixels arranged along the second line are selected to be symmetrical with respect to the second boundary.

2. An encoder comprising:

processing circuitry; and

a memory coupled to the processing circuitry,

wherein, using the memory, the processing circuitry is configured to:

change values of luma pixels in a first block and a second block to filter a first boundary between the first block and the second block, using clipping such that change amounts of the respective values are within respective luma clip widths, the luma pixels in the first block and the second block being arranged along a first line across the first boundary, and

change values of chroma pixels in a third block and a fourth block to filter a second boundary between the third block and the fourth block, using clipping such that change amounts of the respective values are within respective chroma clip widths, the chroma pixels in the third block and the fourth block being arranged along a second line across the second boundary,

wherein the luma clip widths applied to the luma pixels arranged along the first line are selected to be asymmetrical with respect to the first boundary, and

wherein the chroma clip widths applied to the chroma pixels arranged along the second line are selected to be symmetrical with respect to the second boundary.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2020
From: KANOH, RYUICHI; NISHI, TAKAHIRO; TOMA, TADAMASA
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 051828/0283 →
Priority Claims (1)
JP JP2017-106905 · May 30, 2017 · national
Continuity (3)
Continuation PCTJP2018014362 · Apr 4, 2018
Provisional Application 62482314 · Apr 6, 2017
Related Publication 20200036976A1 · Jan 30, 2020