IP Library Granted Patent US 10,928,884
Granted Patent B2
US 10,928,884 · App. 16/595,277 · Granted Feb 23, 2021

Microcontroller architecture for power factor correction converter

Inventors: Charles E. Green (Fenton, MO); Joseph G. Marcinkiewicz (St. Peters, MO)
Assignee: Emerson Climate Technologies, Inc.
G06F1/3287G06F8/61G06F8/654G06F13/4022G06F13/4282H02M1/32H02M1/42H02M1/4225H02P23/26H02P29/02G05B19/042G05B2219/2614G06F9/223G06F12/0246G06F2212/7201H02M1/36H02M2001/0012H02M2001/327H02M2001/4291Y02B70/10Y02D10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,928,884
App. No.
16/595,277
Granted
Feb 23, 2021
Kind
B2
Abstract

A control system for driving a motor of a compressor includes a microcontroller and a programmable logic device. The microcontroller is configured to generate a reference current value for a power factor correction (PFC) converter. The programmable logic device is configured to receive control messages from the microcontroller and, in response to data in a first control message, set a value into a timing register. The programmable logic device is configured to reverse a state of a power switch of the PFC converter between an on state and an off state in response to receiving a comparison signal indicating that a measured current in the PFC converter crossed the reference current value. The programmable logic device is configured to, subsequent to reversing the state of the power switch, wait for a period of time determined by the timing register and reverse the state of the power switch.

Claims (77)

1. A control system for driving a motor of a compressor, the control system comprising:

a microcontroller configured to generate a reference current value for a power factor correction (PFC) converter and

a programmable logic device configured to:

receive control messages from the microcontroller;

in response to receiving a first control message from the microcontroller, set a value into a timing register based on data in the first control message;

reverse a state of a power switch of the PFC converter between an on state and an off state in response to receiving a comparison signal indicating that a measured current in the PFC converter crossed the reference current value; and

subsequent to reversing the state of the power switch, wait for a period of time determined by the timing register and, upon expiration of the period of time, again reverse the state of the power switch between the on state and the off state.

2. The control system of claim 1 further comprising an analog comparator configured to output the comparison signal based on a comparison between (i) an analog signal representative of the reference current value and (ii) an analog signal representative of the measured current.

3. The control system of claim 1 wherein:

the programmable logic device is configured to measure a delay of the power switch,

the measured delay indicates one of a turn-off delay of the power switch and a turn-on delay of the power switch.

4. The control system of claim 3 wherein the programmable logic device is configured to selectively transmit the measured delay to the microcontroller.

5. The control system of claim 3 further comprising:

a comparator configured to compare (i) a first signal indicating a voltage across the power switch and (ii) a first threshold,

wherein the programmable logic device is configured to determine the measured delay based on a time difference between (i) reversing the state of the power switch and (ii) the comparator indicating that the first signal crossed the first threshold.

6. The control system of claim 1 wherein the programmable logic device is configured to:

receive a second message of the control messages, wherein the second message includes a plurality of bits; and

drive values of the plurality of bits respectively into a plurality of pins that corresponds one-to-one to the plurality of bits.

7. The control system of claim 1 wherein:

the microcontroller is configured to program the programmable logic device using a programming file encoded in a compressed file format; and

the compressed file format includes serialized instructions for execution by the microcontroller without performing a decompression operation to recover the programming file.

8. The control system of claim 1 wherein:

the microcontroller includes an operational amplifier, a comparator, and a dedicated pin;

the operational amplifier is configured to sample the measured current;

the comparator is configured to compare the measured current from the operational amplifier to the reference current value and assert the comparison signal in response to the measured current exceeding the reference current value; and

the comparison signal is output from the microcontroller on the dedicated pin.

9. The control system of claim 1 wherein:

the microcontroller includes a first serial interface;

the programmable logic device includes:

a second serial interface in communication with the first serial interface and

a dedicated pin;

the programmable logic device is configured to receive the control messages from the microcontroller via the second serial interface; and

the programmable logic device is configured to receive the comparison signal on the dedicated pin.

10. A control system for driving a motor of a compressor, the control system comprising:

a first circuit configured to generate a reference current value for a power factor correction (PFC) converter and

a programmable logic device configured to:

receive control messages;

in response to receiving a first control message, set a value into a timing register based on data in the first control message;

reverse a state of a power switch of the PFC converter between an on state and an off state in response to receiving a comparison signal indicating that a measured current in the PFC converter crossed the reference current value; and

subsequent to reversing the state of the power switch, wait for a period of time determined by the timing register and, upon expiration of the period of time, again reverse the state of the power switch between the on state and the off state.

11. The control system of claim 10 , further comprising:

a microcontroller,

wherein the microcontroller includes the first circuit and

wherein the microcontroller is configured to generate and transmit the control messages to the programmable logic device.

12. A control method for a programmable logic device, the method comprising:

in response to a first control message being received at the programmable logic device from a microcontroller, determining a value from data in the first control message and setting the value into a timing register of the programmable logic device;

in response to a comparison signal being received at the programmable logic device:

controlling, using the programmable logic device, a power switch of a power factor correction (PFC) converter to reverse state between an on state and an off state and

starting a timer,

wherein the comparison signal indicates that a measured current in the PFC converter crossed a reference current value; and

in response to a value of the timer reaching the value in the timing register, controlling, using the programmable logic device, the power switch to again reverse state between the on state and the off state.

13. The control method of claim 12 further comprising:

measuring, using the programmable logic device, a delay of the power switch,

wherein the measured delay is one of a turn-off delay of the power switch and a turn-on delay of the power switch.

14. The control method of claim 13 further comprising selectively transmitting the measured delay from the programmable logic device to the microcontroller.

15. The control method of claim 14 further comprising:

measuring, using the programmable logic device, a second delay of the power switch,

wherein the measured delay is a turn-off delay of the power switch,

wherein the measured second delay is a turn-on delay of the power switch, and

wherein the selectively transmitting includes transmitting both the measured delay and the measured second delay.

16. The control method of claim 13 further comprising:

comparing (i) a first signal indicating a voltage across the power switch and (ii) a first threshold and

determining the measured delay of the power switch based on a time difference between (i) reversing the state of the power switch and (ii) the first signal crossing the first threshold.

17. The control method of claim 12 further comprising:

receiving, using the programmable logic device, a second control message including a plurality of bits and

driving, using the programmable logic device, values of the plurality of bits respectively onto a plurality of pins that corresponds one-to-one to the plurality of bits.

18. The control method of claim 12 further comprising:

programming, using the microcontroller, the programmable logic device using a programming file encoded in a compressed file format,

wherein the compressed file format includes serialized instructions that are executable by the microcontroller without performing a decompression operation to recover the programming file.

19. The control method of claim 12 further comprising:

sampling the measured current measuring using an operational amplifier;

comparing, using a comparator of the microcontroller, the measured current to the reference current value;

asserting the comparison signal in response to the measured current exceeding the reference current value; and

outputting, on a first dedicated pin of the microcontroller, the comparison signal.

20. The control method of claim 12 further comprising:

receiving, on a dedicated pin of the programmable logic device, the comparison signal and

receiving, via a first serial interface of the programmable logic device, control messages from a second serial interface of the microcontroller, wherein the first serial interface is physically distinct from the dedicated pin.

Assignments (5)
SECURITY INTEREST Recorded Jul 9, 2024
From: COPELAND LP
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 068241/0264 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 064278/0598 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 064279/0327 →
SECURITY INTEREST Recorded Jul 17, 2023
From: COPELAND LP
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 064280/0695 →
ENTITY CONVERSION Recorded Jun 22, 2023
From: EMERSON CLIMATE TECHNOLOGIES, INC.
To: COPELAND LP
Reel/Frame 064058/0724 →