IP Library Granted Patent US 11,157,291
Granted Patent B2
US 11,157,291 · App. 16/612,200 · Granted Oct 26, 2021

Method for operating a controller as a bus participant in a bus network during a sub-network operation of the bus network, controller, and motor vehicle

Inventors: Georg Käufl (Painten, DE); Uwe Hennig (Ingolstadt, DE)
Assignee: Conti Temic microelectronic GmbH
G06F9/4418G06F1/3287G06F13/4027H04L12/40013H04L12/40039H04L2012/40215
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,157,291
App. No.
16/612,200
Granted
Oct 26, 2021
Kind
B2
Abstract

Disclosed is a method for operating a controller as a bus participant in a bus network, wherein the controller comprises a microcontroller comprising a processor unit and a bus controller cell, and the processor unit is stopped for a sleep mode. If the processor unit is stopped, the bus controller cell receives bus messages from the bus network, the bus controller cell stores at least some of the received bus messages in a memory, the processor unit is activated at predetermined times and checks whether the memory contains a wake-up message for the controller, and, in this case, the controller changes from the sleep mode to a wake mode, and otherwise the processor unit is stopped again.

Claims (15)

1. A method for operating a controller as a bus participant in a bus network during partial network operation of the bus network, wherein the controller comprises a microcontroller comprising a processor unit and a bus controller cell, and the microcontroller is connected to the bus network via a transceiver of the controller, and the processor unit is stopped for a sleep mode, wherein:

if the processor unit is stopped, the bus controller cell is operated further in order to receive bus messages from the bus network via the transceiver,

the bus controller cell stores at least some of the received bus messages in a memory,

the processor unit is activated at predetermined times and uses an evaluation program to check whether the memory contains a wake-up message for the controller as a bus message, and

in this case, the controller changes from the sleep mode to a wake mode in which the processor unit remains activated and transmits bus messages into the bus network, and the processor unit is otherwise stopped again,

wherein, activating the processor unit in the sleep mode comprises said processor unit being operated directly with a crystal clock pulse whilst bypassing a PLL unit of a clock multiplier.

2. The method as claimed in claim 1 , wherein the bus controller cell operates a filter unit which filters predetermined network management messages from the received bus messages and stores each network management message which has been filtered out in a queue of the memory for the evaluation program.

3. The method as claimed in claim 2 , wherein the bus controller cell stores at least a last received bus message in a buffer memory and, if the queue does not contain a wake-up message for the controller and the buffer memory has remained empty, the microcontroller is completely switched off or is switched from the sleep mode to an emergency mode.

4. The method as claimed in claim 1 , wherein the bus controller cell stores each bus message to be stored in the memory irrespective of its content.

5. The method as claimed in claim 1 , wherein the transceiver is operated in a receive-only mode in the sleep mode.

6. The method as claimed in claim 1 , wherein the evaluation program is performed by the processor unit together with a polling loop configured to poll at least one connection of the microcontroller.

7. The method as claimed in claim 1 , wherein the processor unit is started using a hardware timer.

8. The method as claimed in claim 1 , wherein the bus network is a CAN bus network and the bus controller cell is a CAN controller cell and the transceiver is provided by at least one of a CAN transceiver and a system basic chip.

9. A controller for a motor vehicle, wherein the controller comprises a microcontroller comprising a processor unit and a bus controller cell and a transceiver, wherein the controller is configured to operate the microcontroller and the transceiver according to the method as claimed in claim 1 .

10. A motor vehicle comprising a bus network and at least one controller as claimed in claim 9 , the at least one controller connected to the bus network.

Assignments (2)
CHANGE OF NAME Recorded Feb 12, 2026
From: CONTINENTAL AUTOMOTIVE TECHNOLOGIES GMBH
To: AUMOVIO GERMANY GMBH
Reel/Frame 074819/0918 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2019
From: KÄUFL, GEORG; HENNIG, UWE
To: CONTI TEMIC MICROELECTRONIC GMBH
Reel/Frame 050980/0104 →
Priority Claims (1)
DE 10 2017 207 858.8 · May 10, 2017 · national
Continuity (1)
Related Publication 20210141647A1 · May 13, 2021