IP Library Granted Patent US 11,239,799
Granted Patent B2
US 11,239,799 · App. 16/661,174 · Granted Feb 1, 2022

Apparatus for radio-frequency amplifier with improved performance and associated methods

Inventors: Luigi Panseri (Austin, TX); Mustafa H. Koroglu (Austin, TX); Praveen Vangala (Austin, TX); John M. Khoury (Austin, TX)
Assignee: Silicon Laboratories Inc.
H03F1/0216H03F1/3205H03F3/245H04B1/40H03F2200/451H03F2201/3215
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,239,799
App. No.
16/661,174
Granted
Feb 1, 2022
Kind
B2
Abstract

An apparatus includes a radio-frequency (RF) circuit, which includes a power amplifier coupled to receive an RF input signal and to provide an RF output signal in response to a modified bias signal. The RF circuit further includes a bias path circuit coupled to modify a bias signal as a function of a characteristic of an input signal to generate the modified bias signal. The bias path circuit provides the modified bias signal to the power amplifier.

Claims (38)

1. An apparatus, comprising:

a radio-frequency (RF) circuit, comprising:

a power amplifier coupled to receive an RF input signal, the RF input signal derived from an output signal of an intermediate frequency (IF) delay adjust circuit, and to provide an RF output signal in response to a modified bias signal; and

a bias path circuit coupled to modify a bias signal as a function of a characteristic of an input signal to generate the modified bias signal, and to provide the modified bias signal to the power amplifier.

2. The apparatus according to claim 1 , wherein the input signal is provided by an intermediate-frequency (IF)/RF path circuit.

3. The apparatus according to claim 1 , wherein the characteristic of the input signal comprises an envelope, or an in-phase (I) or a quadrature (Q) level.

4. The apparatus according to claim 1 , wherein the bias path circuit modifies the bias signal in an analog domain.

5. The apparatus according to claim 4 , wherein the bias current is modified to linearize the power amplifier.

6. The apparatus according to claim 4 , wherein the bias current is modified to improve an efficiency of the power amplifier.

7. The apparatus according to claim 1 , wherein the bias path circuit modifies the bias signal in a digital domain.

8. The apparatus according to claim 7 , wherein the bias current is modified to linearize the power amplifier.

9. The apparatus according to claim 7 , wherein the bias current is modified to improve an efficiency of the power amplifier.

10. An apparatus, comprising:

a radio-frequency (RF) circuit, comprising:

a power amplifier coupled to receive an RF input signal, the RF input signal derived from an output signal of an intermediate frequency (IF) delay adjust circuit, and to provide an RF output signal;

an intermediate-frequency (IF)/RF path circuit to receive an input signal and provide the RF input signal to the power amplifier; and

a bias path circuit coupled to generate a bias signal as a function of a characteristic of the input signal, and to provide the bias signal to the power amplifier.

11. The apparatus according to claim 10 , wherein the bias path circuit generates the bias signal in an analog domain.

12. The apparatus according to claim 11 , wherein the bias path circuit comprises:

a power calculation circuit to calculate a power of the input signal of the IF/RF path circuit and to generate an output signal;

a bias delay adjust circuit to adjust a delay of the output signal of the power calculation circuit and to generate a delayed signal; and

a look-up table (LUT) to receive the delayed signal and to generate an output signal as a function of the characteristic of the input signal.

13. The apparatus according to claim 10 , wherein the bias path circuit modifies the bias signal in a digital domain.

14. The apparatus according to claim 13 , wherein the bias path circuit comprises:

a power calculation circuit to calculate a power of the input signal of the IF/RF path circuit and to generate an output signal;

a bias delay adjust circuit to adjust a delay of the output signal of the power calculation circuit and to generate a delayed signal;

a look-up table (LUT) to receive the delayed signal and to generate an output signal as a function of the characteristic of the input signal; and

a segmented decoder to receive the output signal of the LUT and to generate and provide to the power amplifier a plurality of signals.

15. A method of operating a power amplifier, the method comprising:

receiving an input signal;

modifying a bias signal of the power amplifier as a function of a characteristic of the input signal to generate a modified bias signal;

biasing the power amplifier using the modified bias signal; and

amplifying, using the amplifier, an RF signal derived from the input signal, the RF signal derived from an output signal of an intermediate frequency (IF) delay adjust circuit.

16. The method according to claim 15 , wherein the characteristic of the input signal in modifying the bias signal of the power amplifier as the function of the characteristic of the input signal to generate the modified bias signal comprises an envelope, or an in-phase (I) or a quadrature (Q) level.

17. The method according to claim 15 , wherein modifying the bias signal of the power amplifier as the function of the characteristic of the input signal to generate the modified bias signal further comprises modifying the bias signal in an analog domain.

18. The method according to claim 15 , wherein modifying the bias signal of the power amplifier as the function of the characteristic of the input signal to generate the modified bias signal further comprises modifying the bias signal in a digital domain.

19. The method according to claim 15 , wherein modifying the bias signal of the power amplifier as the function of the characteristic of the input signal to generate the modified bias signal is performed to linearize the power amplifier.

20. The method according to claim 15 , wherein modifying the bias signal of the power amplifier as the function of the characteristic of the input signal to generate the modified bias signal is performed to improve an efficiency of the power amplifier.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2019
From: PANSERI, LUIGI; KOROGLU, MUSTAFA H.; VANGALA, PRAVEEN; KHOURY, JOHN M.
To: SILICON LABORATORIES INC.
Reel/Frame 050801/0602 →
Continuity (1)
Related Publication 20210126587A1 · Apr 29, 2021
Cited By (1)
US 12,278,597