IP Library Granted Patent US 11,269,528
Granted Patent B2
US 11,269,528 · App. 16/676,336 · Granted Mar 8, 2022

Data storage device with reduced memory access operation method thereof and controller therefor

Inventor: Jin Pyo Kim (Seongnam-si, KR)
Assignee: SK hynix Inc.
G06F3/064G06F3/0608G06F3/0652G06F3/0656G06F3/0679G06F11/1068G06F12/0253G06F12/0882G06F2212/7211
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,269,528
App. No.
16/676,336
Granted
Mar 8, 2022
Kind
B2
Abstract

A data storage device may include: a memory array comprising a plurality of blocks, each block including a plurality of pages and a controller in communication with the memory array and comprising a memory buffer, the controller configured to maintain attribute information associated with each block and each page of the memory array, the controller further configured to read data from a requested page in the memory array responsive to an external request, store the read data in a first region of the memory buffer to output the read data responsive to the external request, and copy the read data from the first region of the memory buffer into a second region of the memory buffer upon a determination based on the attribute information that the requested page is included in a supposed-to-be-erased region.

Claims (32)

1. A data storage device comprising:

a memory array comprising a plurality of blocks, each block including a plurality of pages; and

a controller in communication with the memory array and a host device and comprising a memory buffer, the controller configured to maintain attribute information associated with each block and each page of the memory array, the controller further configured to:

receive a read request and the associated read address from the host device;

read first data from the read address in the memory array based on the read request of the host device;

store the first data in a first region of the memory buffer to output the first data to the host device; and

copy the first data from the first region into a second region of the memory buffer upon a determination based on the attribute information that a page corresponding to the read address is included in a sacrificial block selected for a background operation region.

2. The data storage device according to claim 1 , wherein the background operation comprises one or more of a wear-leveling operation, a garbage collection operation or a read reclaim operation.

3. The data storage device according to claim 1 , wherein the controller is further configured to:

classify the page, from which the first data copied into the second region of the memory buffer was read, as an invalid page.

4. The data storage device according to claim 1 , wherein the controller is configured to collect second data copied into the second region of the memory buffer from the sacrificial block by an internal read operation and the first data copied in the second region of the memory buffer in response to the read request of the host device, and output the collected data to a target block selected according to a preset standard.

5. A method for operating a data storage device including a memory array and a controller, the memory array including a plurality of blocks, each block including a plurality of pages, the controller including a memory buffer and configured to control the memory array, the method comprising:

maintaining, by the controller, attribute information on each of the blocks and pages;

reading, by the controller, first data from a requested page in the memory array responsive to an external request, and storing the first data in a first region of the memory buffer to output the first data responsive to the external request;

checking, by the controller, whether the requested page is included in a sacrificial block selected for a background operation, based on the attribute information; and

copying the first data from the first region of the memory buffer into a second region of the memory buffer, upon a determination that the page is included in the sacrificial block.

6. The method according to claim 5 , wherein the background operation comprises one or more of a wear-leveling operation, a garbage collection operation or a read reclaim operation.

7. The method according to claim 5 , further comprising:

classifying, by the controller, the page from which the first data copied into the second region of the memory buffer was read, as an invalid page, after copying the first data into the second region of the memory buffer.

8. The method according to claim 5 , wherein the controller is coupled to a host device, and

wherein the method further comprises:

collecting, by the controller, second data transferred to the second region of the memory buffer from the sacrificial block by an internal read operation in addition to the first data copied in the second region of the memory buffer in response to the read request of the host device; and

outputting the collected data to a target block selected according to a preset standard.

9. A controller in communication with a memory array and a host device including a plurality of blocks each divided into a plurality of pages, the controller comprising:

a memory buffer;

a block manager configured to maintain attribute information associated with each of the blocks and pages;

a read controller configured to read first data from the memory array based on a read request of the host device during a background operation, and store the first data in a second region of the memory buffer when a page from which the first data is read is included in a sacrificial block selected for the background operation, based on the attribute information; and

a background operation processor configured to perform a management operation on the memory array using at least the first data copied into the second region of the memory buffer.

10. The controller according to claim 9 , wherein the background operation comprises one or more of a wear-leveling operation, a garbage collection operation and a read reclaim operation.

11. The controller according to claim 9 , wherein as the read controller copies the first data into the second region of the memory buffer, the block manager classifies the page, from which the first data copied into the second region of the memory buffer was read, as an invalid page.

12. The controller according to claim 9 ,

wherein the background operation processor is configured to collect second data transferred to the second region of the memory buffer from the sacrificial block by an internal read operation and the first data stored in the second region of the memory buffer in response to the read request of the host device, and transfers the collected data to a target block selected according to a preset standard.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2019
From: KIM, JIN PYO
To: SK HYNIX INC.
Reel/Frame 050938/0800 →
Priority Claims (1)
KR 10-2019-0030314 · Mar 18, 2019 · national
Continuity (1)
Related Publication 20200301586A1 · Sep 24, 2020