IP Library Granted Patent US 11,343,061
Granted Patent B2
US 11,343,061 · App. 16/702,628 · Granted May 24, 2022

Ethernet transceiver with PHY-level signal-loss detector

Inventor: Xing Wu (Palo Alto, CA)
Assignee: MARVELL ASIA PTE LTD
H04L5/1461H04B3/235H04B3/493H04L1/0015H04L1/208H04L41/16H04L43/0829H04B3/23
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,343,061
App. No.
16/702,628
Granted
May 24, 2022
Kind
B2
Abstract

An Ethernet transceiver includes physical-layer (PHY) circuitry and a signal-loss detector. The PHY circuitry is configured to receive a signal from a peer transceiver, to process the received signal in a series of digital PHY-level processing operations, and to output the processed signal for Medium Access Control (MAC) processing. The signal-loss detector is configured to receive, from the PHY circuitry, a digital version of the received signal, and to detect a signal-loss event based on an amplitude of the digital version of the received signal.

Claims (12)

1. An Ethernet communication system, comprising:

an Ethernet transmitter, configured to produce a signal that cannot contain more than a predefined maximal number of consecutive zeros, and to transmit the signal over a communication medium; and

an Ethernet receiver, configured to receive the signal from the communication medium, and to detect a signal-loss event solely within physical layer (PHY) processing of the signal, by identifying that the signal comprises a sequence of bits having more than the predefined maximal number of consecutive zeros.

2. The Ethernet communication system according to claim 1 , wherein the Ethernet transmitter is configured to produce the signal by scrambling data with a scrambling sequence, and wherein the Ethernet receiver is configured to de-scramble the received signal using the scrambling sequence, and to detect the sequence of bits in the de-scrambled signal.

3. The Ethernet communication system according to claim 1 , wherein the Ethernet receiver is configured to detect the signal-loss event before an error event, caused by the signal-loss event, is identified in Medium Access Control (MAC) processing of the signal.

4. The Ethernet communication system according to claim 1 , wherein the Ethernet receiver is configured to initiate a reset operation in response to detecting the signal-loss event.

5. An Ethernet communication method, comprising:

in an Ethernet transmitter, producing a signal that cannot contain more than a predefined maximal number of consecutive zeros, and transmitting the signal over a communication medium; and

in an Ethernet receiver, receiving the signal from the communication medium, and detecting a signal-loss event solely within physical layer (PHY) processing of the signal, by identifying that the signal comprises a sequence of bits having more than the predefined maximal number of consecutive zeros.

6. The Ethernet communication method according to claim 5 , wherein producing the signal comprises scrambling data with a scrambling sequence, and wherein detecting the signal-loss event comprises de-scrambling the received signal using the scrambling sequence, and detecting the sequence of bits in the de-scrambled signal.

7. The Ethernet communication method according to claim 5 , wherein detecting the signal-loss event is performed before an error event, caused by the signal-loss event, is identified in Medium Access Control (MAC) processing of the signal in the Ethernet receiver.

8. The Ethernet communication method according to claim 5 , further comprising initiating a reset operation in the Ethernet receiver in response to detecting the signal-loss event.

Assignments (4)
MERGER Recorded Sep 5, 2025
From: INFINEON TECHNOLOGIES US NEWCO LLC
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 072563/0971 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2025
From: MARVELL ASIA PTE LTD
To: INFINEON TECHNOLOGIES US NEWCO LLC
Reel/Frame 072558/0700 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053475/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2020
From: MARVELL INTERNATIONAL LTD.
To: CAVIUM INTERNATIONAL
Reel/Frame 052918/0001 →
Continuity (4)
Continuation 16136329 · Sep 20, 2018
Provisional Application 62717601 · Aug 10, 2018
Provisional Application 62591602 · Nov 28, 2017
Related Publication 20200106594A1 · Apr 2, 2020