IP Library Granted Patent US 11,063,158
Granted Patent B2
US 11,063,158 · App. 16/716,419 · Granted Jul 13, 2021

Sensors having resistive elements

Inventors: Lanxiang Wang (Singapore, SG); Eng Huat Toh (Singapore, SG); Shyue Seng Tan (Singapore, SG); Kiok Boone Elgin Quek (Singapore, SG)
Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.
H01L31/02027H01L31/107H01L31/18H01L45/085H01L45/1233H01L45/1253H01L45/146H01L45/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,063,158
App. No.
16/716,419
Granted
Jul 13, 2021
Kind
B2
Abstract

A sensor is provided, which includes a semiconductor substrate, a photodiode region, and a multi-layered resistive element. The photodiode region is arranged in the semiconductor substrate. The multi-layered resistive element is arranged over the semiconductor substrate and is coupled with the photodiode region.

Claims (38)

1. A sensor comprising:

a semiconductor substrate;

a photodiode region arranged in the semiconductor substrate; and

a multi-layered resistive element arranged over the semiconductor substrate and coupled with the photodiode region, wherein the multi-layered resistive element comprises a bottom electrode, a resistive layer arranged over the bottom electrode, and a top electrode arranged over the resistive layer.

2. The sensor of claim 1 , wherein the multi-layered resistive element comprises a resistive random-access memory (ReRAM) structure.

3. The sensor of claim 1 , wherein the resistive layer comprises nickel oxide, titanium oxide, zinc oxide, hafnium oxide, or zirconium oxide.

4. The sensor of claim 1 , wherein the resistive layer comprises an electrolyte layer and a cationic layer.

5. The sensor of claim 1 , wherein the bottom electrode comprises platinum, titanium or titanium nitride.

6. The sensor of claim 1 , wherein the top electrode comprises platinum, titanium nitride, or strontium ruthenium trioxide.

7. The sensor of claim 1 , further comprising:

an anode coupled with a P-type conductivity region of the photodiode region; and

a cathode coupled with an N-type conductivity region of the photodiode region, wherein the anode and the cathode are spaced apart from each other and are arranged over a periphery of the photodiode region.

8. The sensor of claim 7 , wherein the multi-layered resistive element is coupled with the P-type conductivity region of the photodiode region through the anode.

9. The sensor of claim 1 , wherein the multi-layered resistive element is electrically connected in series with the photodiode region.

10. The sensor of claim 1 , wherein the sensor is configured to function with back-side illumination.

11. A sensor comprising:

a semiconductor substrate;

a photodiode region arranged in the semiconductor substrate; and

a multi-layered resistive element arranged over the semiconductor substrate and coupled with the photodiode region, wherein the multi-layered resistive element comprises a resistive random-access memory (ReRAM) structure.

12. The sensor of claim 11 , wherein the photodiode region further comprising:

a P-type conductivity region, wherein the P-type conductivity region is coupled with an anode; and

an N-type conductivity region, wherein the N-type conductivity region is coupled with a cathode, wherein the anode and the cathode are spaced apart from each other and are arranged over a periphery of the photodiode region and wherein the multi-layered resistive element is coupled with the P-type conductivity region of the photodiode region through the anode.

13. The sensor of claim 11 , wherein the multi-layered resistive element comprises a metal oxide layer.

14. A method of forming a sensor comprising:

providing a semiconductor substrate;

forming a photodiode region in the semiconductor substrate; and

forming a multi-layered resistive element over the semiconductor substrate and coupled with the photodiode region, wherein forming the multi-layered resistive element comprises forming a resistive random-access memory (ReRAM) structure.

15. The method of claim 14 , wherein forming the multi-layered resistive element comprises:

forming a bottom electrode;

forming a resistive layer arranged over the bottom electrode; and

forming a top electrode over the metal oxide layer.

16. The method of claim 14 , wherein forming the multi-layered resistive element further comprises forming an inter-layer dielectric (ILD) layer to embed the multi-layered resistive element.

17. The method of claim 14 , further comprising:

forming an anode to couple with a P-type conductivity region of the photodiode region; and

forming a cathode to couple with an N-type conductivity region of the photodiode region, wherein the anode and the cathode are spaced apart from each other and are arranged over a periphery of the photodiode region and wherein the multi-layered resistive element is coupled with the P-type conductivity region of the photodiode region through the anode.

18. The method of claim 17 , wherein forming the multi-layered resistive element comprises forming the multi-layered resistive element arranged over and electrically coupled in series to the P-type conductivity region of the photodiode region through the anode.

19. The method of claim 15 , wherein forming the resistive layer comprises forming a metal oxide layer.

20. The method of claim 15 , wherein forming the resistive layer comprises forming an electrolyte layer and a cationic layer above the electrolyte layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 16, 2019
From: WANG, LANXIANG; TOH, ENG HUAT; TAN, SHYUE SENG; QUEK, KIOK BOONE ELGIN
To: GLOBALFOUNDRIES SINGAPORE PTE. LTD.
Reel/Frame 051298/0930 →
Continuity (1)
Related Publication 20210184059A1 · Jun 17, 2021