IP Library Granted Patent US 10,877,582
Granted Patent B2
US 10,877,582 · App. 16/733,412 · Granted Dec 29, 2020

Electronic devices having bilayer capping layers and/or barrier layers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,877,582
App. No.
16/733,412
Granted
Dec 29, 2020
Kind
B2
Abstract

In various embodiments, electronic devices such as thin-film transistors and/or touch-panel displays incorporate bilayer capping layers and/or barrier layers.

Claims (35)

1. A thin-film transistor comprising:

a substrate; and

an electrode comprising:

(a) disposed over the substrate, a conductor layer comprising at least one of Cu, Ag, Al, or Au, and

(b) disposed over the conductor layer, a bilayer capping layer comprising a base layer and a dielectric layer disposed thereover, wherein (i) the base layer comprises an alloy of Cu and/or Mo with 0.5 weight %-50 weight % of one or more anodizable alloying elements selected from the list consisting of Ta, Nb, Al, Hf, Zr, Ti, and Mg, and (ii) the dielectric layer comprises an oxide, nitride, or oxynitride of the one or more anodizable alloying elements.

2. The thin-film transistor of claim 1 , wherein the substrate comprises glass or silicon.

3. The thin-film transistor of claim 2 , wherein the substrate comprises amorphous silicon.

4. The thin-film transistor of claim 1 , wherein the base layer comprises an alloy of (i) Mo and Nb, (ii) Mo, Ta, and Nb, (iii) Mo, Nb, and Ti, (iv) Mo and Ti, or (v) Mo, Nb, and Zr.

5. The thin-film transistor of claim 1 , wherein the base layer comprises an alloy of Cu, Ta, and Zr.

6. The thin-film transistor of claim 1 , wherein the dielectric layer is substantially free of Cu and/or Mo.

7. The thin-film transistor of claim 1 , wherein the base layer comprises:

an interfacial portion disposed beneath and in contact with the dielectric layer; and

a bottom portion disposed beneath the interfacial portion.

8. The thin-film transistor of claim 7 , wherein a concentration of at least one of the one or more anodizable alloying elements within the interfacial portion is less than a concentration of at least one of the one or more anodizable alloying elements within the bottom portion.

9. The thin-film transistor of claim 7 , wherein the interfacial portion is substantially free of at least one of the one or more anodizable alloying elements.

10. The thin-film transistor of claim 7 , wherein the interfacial portion is substantially free of all of said one or more anodizable alloying elements.

11. A thin-film transistor comprising:

a substrate; and

an electrode comprising:

(a) disposed over the substrate, a bilayer barrier layer comprising a base layer and a dielectric layer disposed thereover, wherein (i) the base layer comprises an alloy of Cu and/or Mo with 0.5 weight %-50 weight % of one or more anodizable alloying elements selected from the list consisting of Ta, Nb, Al, Hf, Zr, Ti, and Mg, and (ii) the dielectric layer comprises an oxide, nitride, or oxynitride of the one or more anodizable alloying elements, and

(b) disposed over the barrier layer, a conductor layer comprising at least one of Cu, Ag, Al, or Au.

12. The thin-film transistor of claim 11 , wherein the substrate comprises glass or silicon.

13. The thin-film transistor of claim 12 , wherein the substrate comprises amorphous silicon.

14. The thin-film transistor of claim 11 , wherein the base layer comprises an alloy of (i) Mo and Nb, (ii) Mo, Ta, and Nb, (iii) Mo, Nb, and Ti, (iv) Mo and Ti, or (v) Mo, Nb, and Zr.

15. The thin-film transistor of claim 11 , wherein the base layer comprises an alloy of Cu, Ta, and Zr.

16. The thin-film transistor of claim 11 , wherein the dielectric layer is substantially free of Cu and/or Mo.

17. The thin-film transistor of claim 11 , wherein the base layer comprises:

an interfacial portion disposed beneath and in contact with the dielectric layer; and

a bottom portion disposed beneath the interfacial portion.

18. The thin-film transistor of claim 17 , wherein a concentration of at least one of the one or more anodizable alloying elements within the interfacial portion is less than a concentration of at least one of the one or more anodizable alloying elements within the bottom portion.

19. The thin-film transistor of claim 17 , wherein the interfacial portion is substantially free of at least one of the one or more anodizable alloying elements.

20. The thin-film transistor of claim 17 , wherein the interfacial portion is substantially free of all of said one or more anodizable alloying elements.

21. The thin-film transistor of claim 11 , wherein the electrode comprises, disposed over the conductor layer, a bilayer capping layer comprising a second base layer and a second dielectric layer disposed thereover, wherein (i) the second base layer comprises an alloy of Cu and/or Mo with 0.5 weight %-50 weight % of one or more second anodizable alloying elements selected from the list consisting of Ta, Nb, Al, Hf, Zr, Ti, and Mg, and (ii) the second dielectric layer comprises an oxide, nitride, or oxynitride of the one or more second anodizable alloying elements.

22. The thin-film transistor of claim 21 , wherein the base layer comprises an alloy the same as that of the second base layer.

23. The thin-film transistor of claim 21 , wherein the base layer comprises an alloy different from that of the second base layer.

Assignments (3)
CHANGE OF NAME Recorded Apr 5, 2022
From: H.C. STARCK INC.
To: MATERION NEWTON INC.
Reel/Frame 059596/0925 →
SECURITY INTEREST Recorded Nov 1, 2021
From: H.C. STARCK INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 057978/0970 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2020
From: JALILI, HELIA; DARY, FRANCOIS; COX, BARBARA
To: H.C. STARCK INC.
Reel/Frame 054416/0601 →