IP Library Granted Patent US 10,985,308
Granted Patent B1
US 10,985,308 · App. 16/741,116 · Granted Apr 20, 2021

Substrate materials for quantum processors

Inventor: Nagesh Vodrahalli (Los Altos, CA)
Assignee: Rigetti & Co, Inc.
H01L39/223G06N10/00H01L39/025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,985,308
App. No.
16/741,116
Granted
Apr 20, 2021
Kind
B1
Abstract

In a general aspect, an integrated microwave circuit is disclosed for processing quantum information. The integrated microwave circuit includes a substrate having a first surface and a second surface opposite the first surface. The substrate is formed of a silicon oxide material having a loss tangent no greater than 1×10 −5 at cryogenic temperatures at or below 120 K. The integrated microwave circuit also includes qubit circuitry disposed on the first surface that includes a Josephson junction. A ground plane is disposed on the first surface or the second surface. In some variations, the silicon oxide material is fused silica. In other variations, the silicon oxide material is crystalline quartz.

Claims (25)

1. An integrated microwave circuit for processing quantum information, the integrated microwave circuit comprising:

a substrate having a first surface and a second surface opposite the first surface, the substrate formed of a silicon oxide material having a loss tangent no greater than 1×10 −5 at cryogenic temperatures at or below 120 K; and

one or more Josephson junctions disposed on the first surface.

2. The integrated microwave circuit of claim 1 , wherein the silicon oxide material is fused silica.

3. The integrated microwave circuit of claim 1 , wherein the silicon oxide material is crystalline quartz.

4. The integrated microwave circuit of claim 1 , wherein the silicon oxide material has a dielectric constant less than 13 at cryogenic temperatures at or below 120 K.

5. The integrated microwave circuit of claim 1 , wherein the silicon oxide material has a resistivity of at least 1×10 18 Ω·cm at cryogenic temperatures at or below 120 K.

6. The integrated microwave circuit of claim 1 , wherein the substrate has a thickness ranging from at least 20 μm to no more than 740 μm.

7. The integrated microwave circuit of claim 1 , wherein the substrate comprises:

a via extending through the substrate from the first surface to the second surface;

an electrically-conducting material disposed within the via and extending from the first surface to the second surface;

wherein the integrated microwave circuit comprises an electrical pathway between the first and second surfaces, a portion of which, is defined by the electrically-conducting material.

8. The integrated microwave circuit of claim 1 , wherein the integrated microwave device comprises an inductor comprising the one or more Josephson junctions.

9. The integrated microwave circuit of claim 1 , wherein the integrated microwave device comprises a resonator comprising the one or more Josephson junctions.

10. The integrated microwave circuit of claim 1 , wherein the integrated microwave device comprises qubit devices comprising the one or more Josephson junctions.

11. The integrated microwave device of claim 10 , wherein the qubit devices are transmon qubit devices.

12. An integrated microwave circuit for processing quantum information, the integrated microwave circuit comprising:

a substrate having a first surface and a second surface opposite the first surface, the substrate formed of a silicon oxide material having a loss tangent no greater than 1×10 −5 at cryogenic temperatures at or below 120 K; and

a quantum parametric amplifier comprising one or more Josephson junctions on the first surface.

13. The integrated microwave circuit of claim 12 , wherein the silicon oxide material is fused silica.

14. The integrated microwave circuit of claim 12 , wherein the silicon oxide material is crystalline quartz.

15. The integrated microwave circuit of claim 12 , wherein the silicon oxide material has a dielectric constant less than 13 at cryogenic temperatures at or below 120 K.

16. The integrated microwave circuit of claim 12 , wherein the silicon oxide material has a resistivity of at least 1×10 18 Ω·cm at cryogenic temperatures at or below 120 K.

17. The integrated microwave circuit of claim 12 , wherein the substrate has a thickness ranging from at least 20 μm to no more than 740 μm.

18. The integrated microwave circuit of claim 12 , comprising a ground plane disposed on the second surface.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Dec 12, 2024
From: TRINITY CAPITAL INC.
To: RIGETTI & CO, LLC
Reel/Frame 069603/0771 →
RELEASE OF SECURITY INTEREST Recorded Dec 12, 2024
From: TRINITY CAPITAL INC.
To: RIGETTI & CO, LLC; RIGETTI INTERMEDIATE LLC; RIGETTI COMPUTING, INC.
Reel/Frame 069603/0831 →
AMENDED AND RESTATED INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Jul 8, 2024
From: RIGETTI & CO, LLC; RIGETTI INTERMEDIATE LLC; RIGETTI COMPUTING, INC.
To: TRINITY CAPITAL INC.
Reel/Frame 068146/0416 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Mar 10, 2021
From: RIGETTI & CO, INC.
To: TRINITY CAPITAL INC.
Reel/Frame 055557/0057 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 15, 2020
From: VODRAHALLI, NAGESH
To: RIGETTI & CO, INC.
Reel/Frame 051527/0845 →
Cited By (1)
US 12,718,975