IP Library Granted Patent US 11,010,350
Granted Patent B2
US 11,010,350 · App. 16/773,826 · Granted May 18, 2021

Storage appliance for processing of functions as a service (FaaS)

Inventors: Sanjeev N. Trika (Portland, OR); Jawad B. Khan (Portland, OR); Piotr Wysocki (Gdansk, PL)
Assignee: INTEL CORPORATION
G06F16/1834H04L67/104H04L67/34H04L67/42
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,010,350
App. No.
16/773,826
Granted
May 18, 2021
Kind
B2
Abstract

Examples may include a storage appliance having a mass storage device and a compute engine communicating peer-to-peer with each other, with the compute engine including a programmable logic component to execute a function to read data from the at least one storage device, process the data; and write data to the at least one storage device.

Claims (27)

1. A storage appliance comprising:

a bus;

at least one mass storage device coupled to the bus;

a library of field programmable gate array (FPGA) bitstreams, wherein each FPGA bitstream is received from at least one of a cloud service provider operating a data center and a customer of the data center; and

at least one FPGA coupled to the bus to communicate peer-to-peer with the at least one mass storage device, the at least one FPGA to execute an FPGA bitstream from the library to read data from the at least one mass storage device, process the data; and write data to the at least one mass storage device, wherein the FPGA comprises at least two configurable slots to store first and second functions of the FPGA bitstream respectively, a first configurable slot to store the first FPGA bitstream function and a second configurable slot to store the second FPGA bitstream function, wherein the first FPGA bitstream function is to send output data to the second FPGA bitstream function.

2. The storage appliance of claim 1 , wherein the library of FPGA bitstreams comprises a plurality of FPGA bitstreams, each FPGA bitstream including a same number of functions as a number of configurable slots in the at least one FPGA.

3. The storage appliance of claim 2 , wherein the FPGA comprises a pipeline of a plurality of configurable slots, each configurable slot to store an FPGA bitstream function, the FPGA bitstream functions coupled in the pipeline such that a current FPGA bitstream function sends output data to a next FPGA bitstream function in the pipeline.

4. A system comprising:

a network;

at least one compute server coupled to the network, the at least one compute server to execute an application; and

at least one storage appliance coupled to the network, storage appliance comprising:

a bus;

at least one mass storage device coupled to the bus;

a library of field programmable gate array (FPGA) bitstreams, wherein each FPGA bitstream is received from at least one of a cloud service provider operating a data center and a customer of the data center; and

at least one FPGA coupled to the bus to communicate peer-to-peer with the at least one mass storage device, the at least one FPGA to execute an FPGA bitstream from the library to read data from the at least one mass storage device, process the data; and write data to the at least one mass storage device, wherein the FPGA comprises at least two configurable slots to store first and second functions of the FPGA bitstream respectively, a first configurable slot to store the first FPGA bitstream function and a second configurable slot to store the second FPGA bitstream function, wherein the first FPGA bitstream function is to send output data to the second FPGA bitstream function.

5. The system of claim 4 , wherein the library of FPGA bitstreams comprises a plurality of FPGA bitstreams, each FPGA bitstream including a same number of functions as a number of configurable slots in the at least one FPGA.

6. The system of claim 5 , wherein the FPGA comprises a pipeline of a plurality of configurable slots, each configurable slot to store an FPGA bitstream function, the FPGA bitstream functions coupled in the pipeline such that a current FPGA bitstream function sends output data to a next FPGA bitstream function in the pipeline.

7. A data center system comprising:

a network; and

a plurality of server racks coupled to the network, wherein each server rack includes a plurality of compute servers to execute applications; and

a plurality of storage appliances, wherein each storage appliance includes

a bus;

at least one mass storage device coupled to the bus;

a library of field programmable gate array (FPGA) bitstreams, wherein each FPGA bitstream is received from at least one of a cloud service provider operating a data center and a customer of the data center; and

at least one FPGA coupled to the bus to communicate peer-to-peer with the at least one mass storage device, the at least one FPGA to execute an FPGA bitstream from the library to read data from the at least one mass storage device, process the data; and write data to the at least one mass storage device, wherein the FPGA comprises at least two configurable slots to store first and second functions of the FPGA bitstream respectively, a first configurable slot to store the first FPGA bitstream function and a second configurable slot to store the second FPGA bitstream function, wherein the first FPGA bitstream function is to send output data to the second FPGA bitstream function.

8. The data center system of claim 7 , wherein the library of FPGA bitstreams comprises a plurality of FPGA bitstreams, each FPGA bitstream including a same number of functions as a number of configurable slots in the at least one FPGA.

9. The data center system of claim 8 , wherein the FPGA comprises a pipeline of a plurality of configurable slots, each configurable slot to store an FPGA bitstream function, the FPGA bitstream functions coupled in the pipeline such that a current FPGA bitstream function sends output data to a next FPGA bitstream function in the pipeline.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072549/0402 →
Continuity (2)
Continuation 16001398 · Jun 6, 2018
Related Publication 20200174977A1 · Jun 4, 2020
Cited By (1)
US 12,608,463