IP Library Granted Patent US 11,195,726
Granted Patent B2
US 11,195,726 · App. 16/781,703 · Granted Dec 7, 2021

Semiconductor device and manufacturing method thereof

Inventors: Dong Jin Kim (Gwangju, KR); Jin Han Kim (Namyangju-si, KR); Won Chul Do (Seoul, KR); Jae Hun Bae (Seoul, KR); Won Myoung Ki (Anyang-si, KR); Dong Hoon Han (Busan, KR); Do Hyung Kim (Seongnam-si, KR); Ji Hun Lee (Seoul, KR); Jun Hwan Park (Seoul, KR); Seung Nam Son (Seoul, KR); Hyun Cho (Yeosu-si, KR); Curtis Zwenger (Chandler, AZ)
Assignee: Amkor Technology Singapore Holding Pte. Ltd.
H01L21/4857H01L21/6835H01L23/49822H01L23/5389H01L24/92H01L21/4853H01L21/56H01L21/561H01L21/568H01L23/3128H01L23/49816H01L24/11H01L24/13H01L24/16H01L24/32H01L24/81H01L24/83H01L24/97H01L2221/68304H01L2221/68318H01L2221/68331H01L2221/68345H01L2221/68363H01L2224/1132H01L2224/131H01L2224/133H01L2224/13294H01L2224/16227H01L2224/16237H01L2224/16238H01L2224/32225H01L2224/73204H01L2224/81005H01L2224/8191H01L2224/81192H01L2224/81203H01L2224/81224H01L2224/81424H01L2224/81439H01L2224/81444H01L2224/81447H01L2224/81464H01L2224/81815H01L2224/81911H01L2224/81913H01L2224/81914H01L2224/83H01L2224/83005H01L2224/83104H01L2224/83192H01L2224/92H01L2224/9202H01L2224/92125H01L2224/97H01L2924/1421H01L2924/1433H01L2924/14335H01L2924/15311H01L2924/15331H01L2924/1815H01L2924/18161
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,195,726
App. No.
16/781,703
Granted
Dec 7, 2021
Kind
B2
Abstract

A method for manufacturing a semiconductor device and a semiconductor device produced thereby. For example and without limitation, various aspects of this disclosure provide a method for manufacturing a semiconductor device, and a semiconductor device produced thereby, that comprises an interposer without through silicon vias.

Claims (24)

1. A method of manufacturing a semiconductor package, the method comprising:

providing a first structure (S 1 ) comprising:

a front side support structure; and

an S 1 dielectric layer directly on the front side support structure,

wherein the first structure comprises a first S 1 side facing away from the front side support structure, and a second S 1 side opposite the first S 1 side;

forming a first signal distribution structure (SDS 1 ) on the first S 1 side by, at least in part, sequentially forming a first plurality of layers of the first signal distribution structure on the first S 1 side in a first direction, the first plurality of layers comprising a first SDS 1 conductive layer that laterally routes electrical signals;

after said forming the first signal distribution structure, removing the front side support structure from the first structure;

coupling a semiconductor die to the first signal distribution structure in the first direction; and

after said coupling the semiconductor die and said removing the front side support structure from the first structure, forming a second signal distribution structure (SDS 2 ) on the first signal distribution structure by, at least in part, sequentially forming a second plurality of layers of the second signal distribution structure in a second direction opposite the first direction, the second signal distribution structure comprising a first SDS 2 conductive layer that laterally distributes electrical signals.

2. The method of claim 1 , wherein said forming the first signal distribution structure on the first S 1 side comprises, after said providing the first structure, forming the first signal distribution structure directly on the first S 1 side.

3. The method of claim 1 , wherein upon completion of the semiconductor package, at least a portion of the S 1 dielectric layer remains between the first signal distribution structure and the second signal distribution structure.

4. The method of claim 1 wherein said forming the first signal distribution structure is performed before said coupling the semiconductor die, and said forming the second signal distribution structure is performed after said coupling the semiconductor die.

5. The method of claim 1 , wherein the S 1 dielectric layer of the provided first structure has no apertures.

6. The method of claim 1 , wherein the first signal distribution structure and the second signal distribution structure are TSV-less.

7. The method of claim 1 , wherein the front side support structure comprises glass.

8. The method of claim 1 , comprising after said removing the front side support structure, removing at least a portion of the S 1 dielectric layer.

9. The method of claim 8 , wherein said removing at least a portion of the S 1 dielectric layer comprises removing only a portion of the S 1 dielectric layer.

10. The method of claim 1 , wherein said forming the first signal distribution structure comprises sequentially forming the first plurality of layers of the first signal distribution structure after said providing the first structure.

11. The method of claim 1 , wherein:

the semiconductor die comprises a front die side;

the semiconductor die comprises a die pad at the front die side; and

said coupling the semiconductor die to the first signal distribution structure comprises coupling the die pad to the first signal distribution structure through a conductive pillar.

12. The method of claim 11 , comprising forming an encapsulating material comprising a second encapsulant side facing toward the front side support structure, and a first encapsulant side opposite the second encapsulant side, where the encapsulating material laterally surrounds the semiconductor die and the conductive pillar.

13. The method of claim 11 , comprising prior to removing the front side support structure, coupling a back side support structure to the semiconductor die.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 26, 2024
From: KIM, DONG JIN; KIM, JIN HAN; DO, WON CHUL; BAE, JAE HUN; KI, WON MYOUNG; HAN, DONG HOON; LEE, JI HUN; PARK, JUN HWAN; SON, SEUNG NAM; CHO, HYUN; ZWENGER, CURTIS
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 066866/0680 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2022
From: KIM, DO HYUNG
To: AMKOR TECHNOLOGY, INC.
Reel/Frame 061237/0835 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2021
From: AMKOR TECHNOLOGY, INC.
To: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
Reel/Frame 055662/0008 →