IP Library Granted Patent US 12,072,390
Granted Patent B2
US 12,072,390 · App. 16/793,660 · Granted Aug 27, 2024

Methods and apparatus for detecting battery cell imbalance

Inventor: Hideo Kondo (Oizumi-machi, JP)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
G01R31/396G01R31/3842G01R31/389H01M10/425H01M10/482H02J7/0048H01M2010/4278
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,072,390
App. No.
16/793,660
Granted
Aug 27, 2024
Kind
B2
Abstract

Various embodiments of the present technology may provide methods and apparatus for detecting battery cell imbalance. The apparatus may provide a fuel gauge circuit to detect imbalance in a battery pack with two series-connected battery cells and determine the amount of imbalance using only the positive and negative terminal of the battery pack.

Claims (20)

1. An apparatus capable of connecting to a battery pack, wherein the battery pack includes a first battery cell connected in series with a second battery cell, and has a first terminal and a second terminal, comprising:

a fuel gauge circuit configured to connect to the first terminal and the second terminal, and comprising:

a voltage detector configured to measure a total voltage of the battery pack;

a memory configured to store a first battery characteristic data indicating a relationship between open circuit voltage and capacity; and

a processor, in communication with the voltage detector and the memory, and configured to detect imbalance between the series-connected battery cells, comprising:

determine a first capacity based on the measured total voltage and the first battery characteristic data;

compute a first actual resistance of the battery pack using the measured total voltage and a first load current;

determine whether the computed first actual total resistance is equal to a theoretic resistance;

generating a first signal if the computed first actual total resistance is equal to the theoretic resistance, wherein the first signal indicates that the first and second battery cells are balanced;

generating a second signal if the computed first actual total resistance is not equal to the theoretic resistance, wherein the second signal indicates that the first and second battery cells are imbalanced;

compute a second actual resistance of the battery pack using the measured total voltage and a second load current; and

compute a second capacity of the first battery cell and a third capacity of the second battery cell using the computed first actual resistance, the computed second actual resistance, and a set of equations.

2. The apparatus according to claim 1 , wherein the memory is further configured to store a second battery characteristic data indicating a relationship between capacity, internal resistance, and current.

3. The apparatus according to claim 2 , wherein the theoretic resistance is selected from the second battery characteristic data.

4. The apparatus according to claim 1 , wherein the total voltage is the sum of a first voltage of the first battery cell and a second voltage of the second battery cell.

5. The apparatus according to claim 1 , wherein determining the first capacity comprises selecting a capacity from the first battery characteristic data that corresponds to the measured total voltage.

6. The apparatus according to claim 1 , wherein the set of equations comprises:

a first function describing a first resistance versus capacity curve with a first current parameter; and

a second function describing a second resistance versus capacity curve with a second current parameter.

7. The apparatus according to claim 1 , wherein the set of equations comprises an equation that describes a total capacity as the sum of the second capacity and the third capacity.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 052656, FRAME 0842 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064080/0149 →
SECURITY INTEREST Recorded May 13, 2020
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 052656/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2020
From: KONDO, HIDEO
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 051856/0703 →
Continuity (1)
Related Publication 20210255252A1 · Aug 19, 2021