IP Library Granted Patent US 11,120,732
Granted Patent B2
US 11,120,732 · App. 16/794,802 · Granted Sep 14, 2021

Device and method for driving display in response to image data

Inventors: Kenji Yamazumi (Tokyo, JP); Hirokazu Hatayama (Tokyo, JP); Prashant Shamarao (Cupertino, CA); Kota Kitamura (Tokyo, JP)
Assignee: Synaptics Incorporated
G09G3/2096G06F3/0416G09G3/2092G09G3/3275G09G3/3685G09G5/18G09G5/393G06F3/0412G09G3/3225G09G3/3648G09G2310/08G09G2320/0219G09G2330/06G09G2330/12G09G2360/18G09G2370/08G09G2370/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,120,732
App. No.
16/794,802
Granted
Sep 14, 2021
Kind
B2
Abstract

A display driver includes: a receiver configured to receive image data of each line of a display panel from an external device; a line latch circuit having a line latch configured to latch the image data of each line received by the receiver in response to a strobe signal; a driving circuit section which drives the display panel in response to the image data latched by the line latch; and a timing controller configured to generate the strobe signal. The receiver is configured to detect occurrence of transmission error in data transmission about each line. The timing controller is configured to generate the strobe signal in response to a detection result of the occurrence of transmission error.

Claims (48)

1. A display driver comprising:

a receiver configured to:

receive first image data for a first line and second image data for a second line of a display panel;

detect occurrence of a transmission error within the second image data; and

a timing controller configured to cause a latch line circuit to output the first image data of the first line to a driving circuit section in response to the detection of the occurrence of the transmission error,

wherein the driving circuit section is configured to drive the second line with the first image data, wherein the first line is driven prior to the second line.

2. The display driver of claim 1 , wherein the second line is driven sequentially after the first line.

3. The display driver of claim 1 further comprising:

a storage circuit configured to transmit the first image data of the first line to the line latch circuit in response to the detection of the occurrence of the transmission error within the second image data.

4. The display driver of claim 3 further comprising:

a line memory circuit configured to transmit the first image data of the first line to the storage circuit in response to the detection of the occurrence of the transmission error in the second image data.

5. The display driver of claim 4 , wherein the receiver is further configured to:

receive third image data for a third line of the display panel; and

overwrite the second image data in the line memory with the third image data, wherein the driving circuit section is configured to drive the third line with the third image data.

6. The display driver of claim 3 , wherein in a first operation mode, the receiver is further configured to transmit the first image data of the first line to the line latch circuit bypassing the storage circuit, and in a second operation mode, the receiver is further configured to transmit the first image data of the first line to a line memory circuit.

7. The display driver of claim 3 , wherein the

timing controller is further configured to:

control the storage circuit to transmit the first image data of the first line to the line latch circuit in response to the detection of the occurrence of the transmission error.

8. The display driver of claim 1 , wherein in a first operation mode, the display driver is configured operate one or more detection electrodes for capacitive sensing during a vertical sync period, and in a second operation mode, the display driver is configured to operate the one or more detection electrodes for capacitive sensing during horizontal sync periods.

9. A method for operating a display apparatus, the method comprising:

receiving, by a receiver, first image data for a first line and second image data for a second line of a display panel;

detecting, by the receiver, occurrence of a transmission error within the second image data;

outputting, by a latch line circuit in response response to a signal from a timing controller, the first image data of the first line to a driving circuit section in response to the detection of the occurrence of the transmission error; and

driving, by the driving circuit section, the second line with the first image data, wherein the first line is driven prior to the second line.

10. The method of claim 9 further comprising:

transmitting, by a storage circuit, the first image data of the first line to the latch line circuit in response to the detection of the occurrence of the transmission error.

11. The method of claim 10 further comprising:

transmitting, by a line memory circuit, the first image data of the first line to the storage circuit in response to the detection of the occurrence of the transmission error.

12. The method of claim 10 further comprising:

in a first operation mode, transmitting, by the receiver, the first image data of the first line to the line latch circuit bypassing the storage circuit; and

in a second operation mode, transmitting, by the receiver, the first image data of the first line to a line memory circuit.

13. The method of claim 9 further comprising:

in a first operation mode, operating one or more detection electrodes for capacitive sensing during a vertical sync period; and

in a second operation mode, operating the one or more detection electrodes for capacitive sensing during horizontal sync periods.

14. A display apparatus comprising:

a display panel comprising a first line and a second line; and

a display driver comprising:

a receiver configured to:

receive first image data for the first line and second image data for the second line;

detect occurrence of a transmission error within the second image data; and

a timing controller configured to cause a latch line circuit to output the first image data of the first line to a driving circuit section in response to the detection of the occurrence of the transmission error,

wherein the driving circuit section is configured to drive the second line with the first image data, wherein the first line is driven prior to the second line.

15. The display apparatus of claim 14 , wherein the display driver further comprises:

a storage circuit configured to transmit the first image data of the first line to the line latch circuit in response to the detection of the occurrence of the transmission error.

16. The display apparatus of claim 15 , wherein the display driver further comprises:

a line memory circuit configured to:

transmit the first image data of the first line to the storage circuit in response to the detection of the occurrence of the transmission error.

17. The display apparatus of claim 14 further comprising one or more detection electrodes, wherein, in a first operation mode, the display driver is configured operate the one or more detection electrodes for capacitive sensing during a vertical sync period; and in a second operation mode, the display driver is configured to operate the one or more detection electrodes for capacitive sensing during horizontal sync periods.

Assignments (2)
SECURITY INTEREST Recorded Mar 12, 2021
From: SYNAPTICS INCORPORATED
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 055581/0737 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2020
From: YAMAZUMI, KENJI; HATAYAMA, HIROKAZU; SHAMARAO, PRASHANT; KITAMURA, KOTA
To: SYNAPTICS INCORPORATED
Reel/Frame 051860/0345 →