IP Library Granted Patent US 11,609,617
Granted Patent B2
US 11,609,617 · App. 16/797,256 · Granted Mar 21, 2023

Modular form factor of a printed circuit board for an information handling system

Inventors: Yimin Xiao (Austin, TX); Jake Hill Lavallo (Austin, TX)
Assignee: Dell Products L.P.
G06F1/181G06F1/185G06T1/20H05K1/02G09G3/30G09G2360/06
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,609,617
App. No.
16/797,256
Granted
Mar 21, 2023
Kind
B2
Abstract

An information handling system, including two or more single-slot M.2 modules; a dual-slot discrete graphics processing unit (dGPU) module; a printed circuit board, including: a plurality of M.2 connectors aligned on a same edge of the printed circuit board such that: a first single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a first M.2 connector of the plurality of M.2 connectors; a second single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a second M.2 connector of the plurality of M.2 connectors; and the dual-slot dGPU module is coupled to a third and a fourth M.2 connector of the plurality of M.2 connectors.

Claims (6)

1. An information handling system, comprising: two or more single-slot M.2 modules; a dual-slot discrete graphics processing unit (dGPU) module; a printed circuit board, including: a plurality of M.2 connectors aligned on an edge of the printed circuit board, wherein a pitch between each of the plurality of M.2 connectors is substantially the same such that the plurality of M.2 connectors support multiple configurations of the two or more single-slot M.2 modules and the dual-slot dGPU module, including: a first combination comprising: i) a first single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a first M.2 connector of the plurality of M.2 connectors; ii) a second single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a second M.2 connector of the plurality of M.2 connectors; and iii) the dual-slot dGPU module is coupled to a third and a fourth M.2 connector of the plurality of M.2 connectors, a second combination comprising: i) the first single-slot M.2 module of the two or more single-slot M.2 modules is coupled to the first M.2 connector of the plurality of M.2 connectors; ii) the second single-slot M.2 module of the two or more single-slot M.2 modules is coupled to the fourth M.2 connector of the plurality of M.2 connectors; and iii) the dual-slot dGPU module is coupled to the second and the third M.2 connector of the plurality of M.2 connectors; wherein the first, second, third, and fourth M.2 connectors are in order.

2. The information handling system of claim 1 , wherein the third and the fourth M.2 connector of the plurality of M.2 connectors are adjacent to one another.

3. The information handling system of claim 1 , wherein at least one of the single-slot M.2 modules include a solid-state storage (SSD) module.

4. An information handling system, comprising: two or more single-slot M.2 modules; a dual-slot discrete graphics processing unit (dGPU) module; a printed circuit board, including: a plurality of M.2 connectors aligned on an edge of the printed circuit board, wherein a pitch between each of the plurality of M.2 connectors is substantially the same such that the plurality of M.2 connectors support multiple combinations of coupling of i) the two or more single-slot M.2 modules and ii) the dual-slot dGPU module to the plurality of M.2 connectors, including: a first combination comprising: i) a first single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a first M.2 connector of the plurality of M.2 connectors; ii) a second single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a second M.2 connector of the plurality of M.2 connectors; iii) a third single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a third M.2 connector of the plurality of M.2 connectors; iv) a fourth single-slot M.2 module of the two or more single-slot M.2 modules is coupled to a fourth M.2 connector of the plurality of M.2 connectors; a second combination comprising: i) the first single-slot M.2 module of the two or more single-slot M.2 modules is coupled to the first M.2 connector of the plurality of M.2 connectors; ii) the second single-slot M.2 module of the two or more single-slot M.2 modules is coupled to the second M.2 connector of the plurality of M.2 connectors; and iii) the dual-slot dGPU module is coupled to the third and the fourth M.2 connector of the plurality of M.2 connectors; wherein the first, second, third, and fourth M.2 connectors are in order.

5. The information handling system of claim 4 , wherein at least one of the single-slot M.2 modules include a solid-state storage (SSD) module.

6. A printed circuit board, comprising: a plurality of M.2 connectors aligned on an edge of the printed circuit board wherein a pitch between each of the plurality of M.2 connectors is substantially the same such that the plurality of M.2 connectors support multiple configurations of single-slot M.2 modules and a dual-slot dGPU module, including: a first combination comprising: i) a first M.2 connector of the plurality of M.2 connectors is connected to a first single-slot M.2 module; ii) a second M.2 connector of the plurality of M.2 connectors is connected to a second single-slot M.2 module; and iii) a third and a fourth M.2 connector of the plurality of M.2 connectors is connected to a dual-slot dGPU module, a second combination comprising: i) the first M.2 connector of the plurality of M.2 connectors is connected to the first single-slot M.2 module; ii) the fourth M.2 connector of the plurality of M.2 connectors is connected to the second single-slot M.2 module; and iii) the second and the third M.2 connector of the plurality of M.2 connectors is connected to the dual-slot dGPU module; wherein the first, second, third, and fourth M.2 connectors are in order.

Assignments (13)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0917) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0509 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052852/0022) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0582 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053311/0169) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0742 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0081) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0441 →
RELEASE OF SECURITY INTEREST AT REEL 052771 FRAME 0906 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 058001/0298 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 053311/0169 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC; THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0081 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0917 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052852/0022 →
SECURITY AGREEMENT Recorded May 28, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 052771/0906 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 21, 2020
From: XIAO, YIMIN; LAVALLO, JAKE HILL
To: DELL PRODUCTS L.P.
Reel/Frame 051886/0339 →