IP Library Granted Patent US 11,157,427
Granted Patent B2
US 11,157,427 · App. 16/812,024 · Granted Oct 26, 2021

Configurable method to associate drive slot to bus number

Inventors: Robert R. Leyendecker (Austin, TX); Rui An (Austin, TX)
Assignee: Dell Products L.P.
G06F13/20G06F13/4282G06F2213/0026
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,157,427
App. No.
16/812,024
Granted
Oct 26, 2021
Kind
B2
Abstract

An information handling system may include a basic input/output system (BIOS), a management controller configured to provide out-of-band management of the information handling system, a plurality of communications bus root complex ports, and a storage backplane having a plurality of slots configured to receive respective storage resources. The information handling system may be configured to: store, at the management controller, an initial data structure containing a correspondence between the plurality of communications bus root complex ports and the plurality of slots; transmit, from the BIOS to the management controller, information regarding bus numbers for a plurality of enumerated information handling resources coupled to the communications bus; and determine, by the management controller, a correspondence between the bus numbers and the plurality of slots.

Claims (29)

1. An information handling system comprising:

a basic input/output system (BIOS);

a management controller configured to provide out-of-band management of the information handling system;

a plurality of communications bus root complex ports; and

a storage backplane having a plurality of slots configured to receive respective storage resources;

wherein the information handling system is configured to:

store, in a firmware of the management controller, an initial data structure containing, for each of a plurality of different potential information handling system configurations, a respective correspondence between the plurality of communications bus root complex ports and the plurality of slots for that potential information handling system configuration;

transmit, from the BIOS to the management controller, information regarding bus numbers for a plurality of enumerated information handling resources coupled to the communications bus; and

determine, by the management controller, a correspondence between the bus numbers and the plurality of slots, wherein the determining includes determining a particular one of the plurality of different potential information handling system configurations that corresponds to the information handling system and selecting a particular one of the respective correspondences based on the particular one of the plurality of different potential information handling system configurations, wherein the selecting is based on a backplane identifier associated with the storage backplane and a configuration identifier associated with a complex programmable logic device (CPLD) of the information handling system.

2. The information handling system of claim 1 , wherein the communications bus is a Peripheral Component Interconnect Express (PCIe) bus.

3. The information handling system of claim 2 , wherein the root complex ports include central processing unit (CPU) root complex ports and PCIe expander ports.

4. The information handling system of claim 1 , further comprising a plurality of storage backplanes.

5. The information handling system of claim 1 , wherein the initial data structure is stored in the firmware of the management controller during manufacturing of the information handling system.

6. A method comprising:

in an information handling system comprising a basic input/output system (BIOS), a management controller configured to provide out-of-band management of the information handling system, a plurality of communications bus root complex ports, and a storage backplane having a plurality of slots configured to receive respective storage resources:

storing, in a firmware of the management controller, an initial data structure containing for each of a plurality of different potential information handling system configurations, a respective correspondence between the plurality of communications bus root complex ports and the plurality of slots for that potential information handling system configuration;

transmitting, from the BIOS to the management controller, information regarding bus numbers for a plurality of enumerated information handling resources coupled to the communications bus; and

determining, by the management controller, a correspondence between the bus numbers and the plurality of slots, wherein the determining includes determining a particular one of the plurality of different potential information handling system configurations that corresponds to the information handling system and selecting a particular one of the respective correspondences based on the particular one of the plurality of different potential information handling system configurations, wherein the selecting is based on a backplane identifier associated with the storage backplane and a configuration identifier associated with a complex programmable logic device (CPLD) of the information handling system.

7. The method of claim 6 , wherein the communications bus is a Peripheral Component Interconnect Express (PCIe) bus.

8. The method of claim 7 , wherein the root complex ports include central processing unit (CPU) root complex ports and PCIe expander ports.

9. The method of claim 6 , wherein the initial data structure is stored in the firmware of the management controller during manufacturing of the information handling system.

10. An article of manufacture comprising a non-transitory, computer-readable medium having computer-executable code thereon that is executable by a processor of a management controller of an information handling system for:

reading, from a firmware of the management controller, an initial data structure containing, for each of a plurality of different potential information handling system configurations, a respective correspondence between a plurality of communications bus root complex ports of the information handling system and a plurality of slots of a storage backplane of that potential information handling system configuration;

receiving, from a basic input/output system (BIOS) of the information handling system, information regarding bus numbers for a plurality of enumerated information handling resources coupled to the communications bus; and

determining a correspondence between the bus numbers and the plurality of slots, wherein the determining includes determining a particular one of the plurality of different potential information handling system configurations that corresponds to the information handling system and selecting a particular one of the respective correspondences based on the particular one of the plurality of different potential information handling system configurations, wherein the selecting is based on a backplane identifier associated with the storage backplane and a configuration identifier associated with a complex programmable logic device (CPLD) of the information handling system.

11. The article of claim 10 , wherein the communications bus is a Peripheral Component Interconnect Express (PCIe) bus.

12. The article of claim 11 , wherein the root complex ports include central processing unit (CPU) root complex ports and PCIe expander ports.

13. The article of claim 10 , wherein the information handling system includes a plurality of storage backplanes.

14. The article of claim 10 , wherein the initial data structure is stored in the firmware of the management controller during manufacturing of the information handling system.

Assignments (13)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0081) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0441 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053311/0169) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0742 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052852/0022) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0582 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0917) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0509 →
RELEASE OF SECURITY INTEREST AT REEL 052771 FRAME 0906 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 058001/0298 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0917 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 053311/0169 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052852/0022 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC; THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0081 →
SECURITY AGREEMENT Recorded May 28, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 052771/0906 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2020
From: LEYENDECKER, ROBERT R.; AN, RUI
To: DELL PRODUCTS L.P.
Reel/Frame 052693/0169 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
Continuity (1)
Related Publication 20210279193A1 · Sep 9, 2021