IP Library Granted Patent US 11,593,151
Granted Patent B2
US 11,593,151 · App. 16/816,366 · Granted Feb 28, 2023

Information processing apparatus and semiconductor device

Inventors: Yuya Hirayama (Kanagawa, JP); Tsutomu Nakaminato (Kanagawa, JP); Kenji Kuroishi (Kanagawa, JP)
Assignee: FUJIFILM Business Innovation Corp.
G06F9/462G06F9/30127G06F9/4484G06F3/0683G06F3/12G06F3/1215G06F3/1234G06F3/1263G06F3/1296
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,593,151
App. No.
16/816,366
Granted
Feb 28, 2023
Kind
B2
Abstract

A semiconductor device includes three integrated circuits. One of the integrated circuits includes: a first connector configured to connect to a device; and a transmitter. The transmitter is configured to transmit to another integrated circuit, first data on each of a plurality of pieces of packet data. The transmitter is also configured to, when the first connector is connected to the device, while a second controller is performing a second process, transmit, to a first controller, a request to process data transmitted from the device.

Claims (76)

1. An information processing apparatus comprising:

a storage that stores data;

a first integrated circuit that includes a first controller configured to:

process data obtained from a device;

control operations of the device;

obtain first data subjected to a first process and stored in the storage, the first data being a plurality of pieces of packet data; and

perform the first process on the first data;

a second integrated circuit that includes:

a storage controller that controls storage of transmitted data in the storage, the transmitted data being transmitted from a transmitter;

a first communication path connected to the storage controller;

a second controller whose data processing speed is faster than a data processing speed of the first controller, the second controller being connected to the storage controller via the first communication path and configured to:

obtain, through the first communication path, second data stored in the storage;

perform a second process on the second data, with greater priority than the first process; and

when performing the second process, after start of the first process and before completion of the first process, determine whether or not the first controller is to restart the first process based on a condition defined as to the first data;

a second communication path used when the second controller is performing the second process, in which data is transmitted from the transmitter to the storage controller; and

a third communication path used when the second controller is performing the second process, in which data is transmitted from the storage to the first controller; and

a third integrated circuit that includes:

a first connector configured to connect to the device; and

the transmitter configured to:

transmit to the second integrated circuit, the first data on each piece of packet data; and

when the first connector is connected to the device, while the second controller is performing the second process, transmit, to the first controller, a request to process data transmitted from the device.

2. The information processing apparatus according to claim 1 ,

wherein the condition is defined as to a degree of priority in execution of the first process on the first data.

3. The information processing apparatus according to claim 2 ,

wherein the degree of priority is defined based on time limitation between execution of the first process on a first part of the first data and execution of the first process on a second part of the data, the second part of the data being included in the first data and being subsequent to the first part of the first data.

4. The information processing apparatus according to claim 1 , further comprising:

a holder configured to hold determination information and content information in association with each other, the determination information being information about the restart determination, the content information being information about data content,

wherein the second controller is configured to obtain the content information for the first data, and determine whether or not the first controller is to restart the first process from the determination information which is held in the holder in association with the obtained content information.

5. The information processing apparatus according to claim 1 ,

wherein the second integrated circuit further includes a second connector configured to connect to the first integrated circuit, and

when the first controller is to restart the first process, the second controller is configured to transmit, to the first controller, information about the first data.

6. The information processing apparatus according to claim 1 ,

wherein, when the first controller has restarted the first process, if the second process has been completed and the first process has not been completed, the second controller is configured to take over the first process having been performed by the first controller, and restart the first process.

7. A semiconductor device comprising:

a first integrated circuit that includes a first controller configured to:

process data obtained from a device;

control operations of the device;

obtain first data subjected to a first process, the first data being a plurality of pieces of packet data; and

perform the first process on the first data;

a second integrated circuit that includes:

a storage controller that controls storage of transmitted data, the transmitted data being transmitted from a transmitter;

a first communication path connected to the storage controller;

a second controller whose data processing speed is faster than a data processing speed of the first controller, the second controller being connected to the storage controller via the first communication path and configured to:

obtain second data through the first communication path;

perform a second process on the second data, with greater priority than the first process; and

when performing the second process, after start of the first process and before completion of the first process, determine whether or not the first controller is to restart the first process based on a condition defined as to the first data;

a second communication path used when the second controller is performing the second process, in which data is transmitted from the transmitter to the storage controller; and

a third communication path used when the second controller is performing the second process, in which data is transmitted to the first controller; and

a third integrated circuit that includes:

a first connector configured to connect to the device; and

the transmitter configured to:

transmit to the second integrated circuit, the first data on each piece of packet data; and

when the first connector is connected to the device, while the second controller is performing the second process, transmit, to the first controller, a request to process data transmitted from the device.

8. The semiconductor device according to claim 7 ,

wherein the condition is defined as to a degree of priority in execution of the first process on the first data.

9. The semiconductor device according to claim 8 ,

wherein the degree of priority is defined based on time limitation between execution of the first process on a first part of the first data and execution of the first process on a second part of the data, the second part of the data being included in the first data and being subsequent to the first part of the data.

10. An information processing apparatus comprising:

means for storing data;

means for including a first controller configured to:

process data obtained from a device;

control operations of the device;

obtain first data subjected to a first process and stored in the means for storing data, the first data being a plurality of pieces of packet data; and

perform the first process on the first data;

means for including a storage controller that controls storage of transmitted data in the means for storing data, the transmitted data being transmitted from a means for transmitting;

first means for communication connected to the storage controller;

means for including a second controller whose data processing speed is faster than a data processing speed of the first controller, the second controller being connected to the storage controller via the first means for communication and configured to:

obtain, through the first means for communication, second data stored in the means for storing data;

perform a second process on the second data, with greater priority than the first process; and

when performing the second process, after start of the first process and before completion of the first process, determine whether or not the first controller is to restart the first process based on a condition defined as to the first data;

second means for communication used when the second controller is performing the second process, in which data is transmitted from the means for transmitting to the storage controller;

third means for communication used when the second controller is performing the second process, in which data is transmitted from the means for storing data to the first controller:

means for connecting to the device; and

the means for transmitting configured to:

transmit the first data on each piece of packet data; and

when the means for connecting to the device is connected to the device, while the second controller is performing the second process, transmit, to the first controller, a request to process data transmitted from the device.

Assignments (2)
CHANGE OF NAME Recorded Apr 28, 2021
From: FUJI XEROX CO., LTD.
To: FUJIFILM BUSINESS INNOVATION CORP.
Reel/Frame 056078/0098 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 12, 2020
From: HIRAYAMA, YUYA; NAKAMINATO, TSUTOMU; KUROISHI, KENJI
To: FUJI XEROX CO., LTD.
Reel/Frame 052092/0981 →
Priority Claims (1)
JP JP2019-124964 · Jul 4, 2019 · national
Continuity (1)
Related Publication 20210004260A1 · Jan 7, 2021