IP Library Granted Patent US 11,921,735
Granted Patent B2
US 11,921,735 · App. 16/824,337 · Granted Mar 5, 2024

Context-aware maintenance window identification

Inventors: Rahul Deo Vishwakarma (Bangalore, IN); Vaideeswaran G (Bangalore, IN); Parmeshwr Prasad (Bangalore, IN); Hemant Ramesh Gaikwad (Bangalore, IN)
Assignee: Dell Products, L.P.
G06F16/2477G06F8/65G06N7/01
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,921,735
App. No.
16/824,337
Granted
Mar 5, 2024
Kind
B2
Abstract

Systems and methods are provided for context-aware maintenance window identification. In some embodiments, an Information Handling System (IHS) may include a processor and a memory coupled to the processor, the memory having program instructions stored thereon that, upon execution, cause the IHS to: estimate a completion time of a maintenance operation; predict future usage of the IHS; identify a time window for the maintenance operation based upon the estimation and the prediction.

Claims (39)

1. An Information Handling System (IHS), comprising:

a processor; and

a memory coupled to the processor, the memory having program instructions stored thereon that, upon execution, cause the IHS to:

collect utilization data comprising data measuring utilization of the processor;

categorize the collected processor utilization data according to a plurality of usage levels, wherein a lowest of the usage levels corresponds to intervals suitable for IHS maintenance operations;

based on the collected utilization data, generate a time series of predicted processor utilization;

identify predicted transitions between the plurality of usage levels in the time series of predicted processor utilization;

identify a predicted idle interval without predicted transitions above the lowest of the usage levels; and

determine when a maintenance operation can be completed in the predicted idle interval.

2. The IHS of claim 1 , wherein the maintenance operation comprises a firmware update operation.

3. The IHS of claim 1 , wherein to determine an expected duration required to complete the maintenance operation, the program instructions, upon execution, further cause the IHS to add a first completion time of a first maintenance operation to a second completion time of a second maintenance operation.

4. The IHS of claim 3 , wherein the expected duration required to complete the maintenance operation may add a time buffer to the first and second completion times.

5. The IHS of claim 1 , wherein to generate the time series of predicted processor utilization, the program instructions, upon execution, further cause the IHS to use a multivariate time series analysis.

6. The IHS of claim 5 , wherein the multivariate time series analysis comprises a probabilistic weighted fuzzy time series.

7. The IHS of claim 6 , wherein to generate the time series of predicted processor utilization, the probabilistic weighted fuzzy time series utilizes weights that are selected based upon user context information.

8. The IHS of claim 7 , wherein the user context information comprises a distance of a user from the IHS.

9. The IHS of claim 7 , wherein the user context information comprises a posture in which the user has physically configured the IHS.

10. The IHS of claim 7 , wherein the user context information comprises a hinge angle.

11. The IHS of claim 5 , wherein to use the multivariate time series analysis, the program instructions, upon execution, further cause the IHS to use one or more parameters selected from the group consisting of: external input/output (I/O) attributes, internal I/O attributes, processor usage statistics, and memory consumption statistics.

12. The IHS of claim 1 , wherein the predicted transitions between the plurality of usage levels comprise predictions whether the processor utilization will transition between different usage levels.

13. The IHS of claim 12 , wherein the identification of predicted transitions between the plurality of usage levels comprises removal of one or more spikes from the time series of predicted processor utilization.

14. The IHS of claim 1 , wherein the utilization data further comprises internal I/O data generated based on internal IHS communications and further comprises external I/O data generated based on external IHS communications.

15. A memory storage device having program instructions stored thereon that, upon execution by one or more processors of an Information Handling System (IHS), cause the IHS to:

collect utilization data comprising data measuring utilization of the processor;

categorize the collected processor utilization data according to a plurality of usage levels, wherein a lowest of the usage levels corresponds to an interval suitable for IHS maintenance operations;

based on the collected utilization data, generate a time series of predicted processor utilization;

identify predicted transitions between the plurality of usage levels in the time series of predicted processor utilization;

identify a predicted idle interval without predicted transitions above the lowest of the usage levels; and

determine when a maintenance operation can be completed in the predicted idle interval.

16. The memory storage device of claim 15 , wherein the identification of predicted transitions between the plurality of usage levels comprises removal of one or more spikes from the time series of predicted processor utilization.

17. A method, comprising:

collecting utilization data comprising data measuring utilization of the processor;

categorizing the collected processor utilization data according to a plurality of usage levels,

wherein a lowest of the usage levels corresponds to intervals suitable for Information Handling System (IHS) maintenance operations;

based on the collected utilization data, generating a time series of predicted processor utilization;

identifying predicted transitions between the plurality of usage levels in the time series of predicted processor utilization;

identifying a predicted idle interval without predicted transitions above the lowest of the usage levels; and

determining when a maintenance operation can be completed in the predicted idle interval.

18. The method of claim 17 , wherein the time series of predicted processor utilization is generated through multivariate time series.

Assignments (13)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0081) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0441 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052851/0917) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0509 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (052852/0022) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 060436/0582 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053311/0169) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0742 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052771 FRAME 0906 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 058001/0298 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC; THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0081 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052851/0917 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 052852/0022 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 053311/0169 →
SECURITY AGREEMENT Recorded May 28, 2020
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 052771/0906 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2020
From: VISHWAKARMA, RAHUL DEO; G, VAIDEESWARAN; PRASAD, PARMESHWR; GAIKWAD, HEMANT RAMESH
To: DELL PRODUCTS. L.P.
Reel/Frame 052171/0398 →