IP Library Granted Patent US 11,152,302
Granted Patent B2
US 11,152,302 · App. 16/827,638 · Granted Oct 19, 2021

Fabricating unique chips using a charged particle multi-beamlet lithography system

Inventors: Marcel Nicolaas Jacobus van Kervinck (The Hague, NL); Vincent Sylvester Kuiper (Monster, NL); Marco Jan-Jaco Wieland (Delft, NL)
Assignee: ASML Netherlands B.V.
H01L23/528G03F7/2059G06F30/39G06F30/394H01L21/263H01L21/768H01L25/0655H01L27/0207H01L29/0684H01L29/0692G03F7/2061H01L21/76816H01L27/0617
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,152,302
App. No.
16/827,638
Granted
Oct 19, 2021
Kind
B2
Abstract

Method of manufacturing electronic devices using a maskless lithographic exposure system using a maskless pattern writer. The method comprises generating beamlet control data for controlling the maskless pattern writer to expose a wafer for creation of the electronic devices, wherein the beamlet control data is generated based on a feature data set defining features selectable for individualizing the electronic devices, wherein exposure of the wafer according to the beamlet control data results in exposing a pattern having a different selection of the features from the feature data set for different subsets of the electronic devices.

Claims (13)

1. A computer-implemented method for generating a feature data set, the method comprising:

generating the feature data set by defining features selectable for individualizing electronic devices,

selecting a plurality of subsets of the features of the feature data set, the plurality of subsets having a different selection of features for different subsets of the electronic devices, and

generating, based on the selected plurality of subsets of the features, control data for exposing a pattern having the selected plurality of subsets of the features corresponding to the subsets of the electronic devices onto a wafer.

2. The method of claim 1 , wherein the feature data set is generated by defining a plurality of features selectable for complementing structures defined in a design layout data defining structures applicable for all the electronic devices to be manufactured from the wafer.

3. The method of claim 1 , wherein the feature data set is generated as a plurality of data files, wherein each data file comprises a subset among the plurality of subsets of the features applicable to one of the different subsets of the electronic devices.

4. The method of claim 1 , wherein the feature data set is generated as a data file, wherein the data file comprises the plurality of subsets of the features, wherein each subset of the features is applicable to one of the different subsets of the electronic devices.

5. The method of claim 1 , further comprising generating selection data by defining a selection of the features of the feature data set for individualizing the electronic devices, the selection data defining a different selection of the features for different subsets of the electronic devices to be manufactured from the wafer.

6. The method of claim 5 , further comprising generating feature meta data by specifying a location where the features from the feature data set are to be created for individualizing the electronic devices.

7. A data processing system comprising a processor configured to perform a computer-implemented method for generating a feature data set, the method comprising:

generating the feature data set by defining features selectable for individualizing electronic devices,

selecting a plurality of subsets of the features defined by the feature data set, the plurality of subsets having a different selection of features for different subsets of electronic devices, and

generating, based on the selected plurality of subsets of the features, control data for exposing a pattern having the selected plurality of subsets of features onto a wafer.

Assignments (3)
COURT APPOINTMENT Recorded Mar 23, 2020
From: MAPPER LITHOGRAPHY HOLDING B.V.; MAPPER LITHOGRAPHY IP B.V.; MAPPER LITHOGRAPHY B.V.
To: WITTEKAMP, J.J.
Reel/Frame 052200/0033 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2020
From: VAN KERVINCK, MARCEL NICOLAAS JACOBUS; KUIPER, VINCENT SYLVESTER; WIELAND, MARCO JAN-JACO
To: MAPPER LITHOGRAPHY IP B.V.
Reel/Frame 052207/0771 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2020
From: WITTEKAMP, J.J.
To: ASML NETHERLANDS B.V.
Reel/Frame 052208/0115 →
Continuity (4)
Continuation 16572592 · Sep 16, 2019
Continuation 15389593 · Dec 23, 2016
Provisional Application 62413470 · Oct 27, 2016
Related Publication 20200219806A1 · Jul 9, 2020