IP Library Patent Application 16829574
Patent Application
App. No. 16/829,574

STATE ESTIMATION APPARATUS AND NON-TRANSITORY COMPUTER READABLE MEDIUM

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
16/829,574
Abstract

A state estimation apparatus includes a processor configured to estimate, from first test information obtained as a result of a first test conducted on a test target, second test information indicating a result of a second test, whether to conduct the second test being determined on a basis of a result indicated by the first test information, and estimate a state of the test target from the estimated second test information and the first test information.

Claims (51)

1 . A state estimation apparatus comprising:

a processor configured to

estimate, from first test information obtained as a result of a first test conducted on a test target, second test information indicating a result of a second test, whether to conduct the second test being determined on a basis of a result indicated by the first test information, and

estimate a state of the test target from the estimated second test information and the first test information.

2 . The state estimation apparatus according to claim 1 ,

wherein the processor is configured to

estimate, when estimating the second test information, necessity for each of the first and second tests at a test time from the first test information and the second test information at the test time,

correct the first and second test information at the test time using an obtained result of the estimation of the necessity for each of the first and second tests, and

estimate the state of the test target from the corrected first test information and the corrected second test information.

3 . The state estimation apparatus according to claim 2 ,

wherein the processor is configured to estimate the state of the test target from a test value of the first test, presence or absence of the first test, and presence or absence of the second test obtained from the first and second test information.

4 . The state estimation apparatus according to claim 1 ,

wherein the processor is configured to

estimate, when estimating the second test information, necessity for each of the first and second tests at a next test time from the first and second test information at a test time, and

estimate the state of the test target from the first and second test information at the test time and an obtained result of the estimation of the necessity for each of the first and second tests at the next test time.

5 . The state estimation apparatus according to claim 4 ,

wherein the processor is configured to estimate the state of the test target at the test time from a test value of the first test, presence or absence of the first test, and presence or absence of the second test obtained from the first test information and the second test information at the test time and the obtained result of the estimation of the necessity for each of the first and second tests at the next test time.

6 . The state estimation apparatus according to claim 2 ,

wherein the processor is configured to estimate the necessity for each of the first and second tests from a time series of the first test information and a time series of the second test information.

7 . The state estimation apparatus according to claim 3 ,

wherein the processor is configured to estimate the necessity for each of the first and second tests from a time series of the first test information and a time series of the second test information.

8 . The state estimation apparatus according to claim 4 ,

wherein the processor is configured to estimate the necessity for each of the first and second tests from a time series of the first test information and a time series of the second test information.

9 . The state estimation apparatus according to claim 5 ,

wherein the processor is configured to estimate the necessity for each of the first and second tests from a time series of the first test information and a time series of the second test information.

10 . The state estimation apparatus according to claim 2 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

11 . The state estimation apparatus according to claim 3 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

12 . The state estimation apparatus according to claim 4 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

13 . The state estimation apparatus according to claim 5 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

14 . The state estimation apparatus according to claim 6 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

15 . The state estimation apparatus according to claim 7 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

16 . The state estimation apparatus according to claim 8 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

17 . The state estimation apparatus according to claim 9 ,

wherein the processor is configured to estimate the state of the test target from a time series of the first test information and a time series of the second test information.

18 . The state estimation apparatus according to claim 1 ,

wherein the first test is a heartbeat test or a blood pressure test,

wherein the second test is a blood pH test or a blood glucose level test, and

wherein the state of the test target is sepsis in a testee.

19 . A non-transitory computer readable medium storing a program causing a computer to execute a process for estimating a state, the process comprising:

estimating, from first test information obtained as a result of a first test conducted on a test target, second test information indicating a result of a second test, whether to conduct the second test being determined on a basis of a result indicated by the first test information; and

estimating a state of the test target from the estimated second test information and the first test information.

20 . A state estimation apparatus comprising:

a means for estimating, from first test information obtained as a result of a first test conducted on a test target, second test information indicating a result of a second test, whether to conduct the second test being determined on a basis of a result indicated by the first test information; and

a means for estimating a state of the test target from the estimated second test information and the first test information.

Assignments (2)
CHANGE OF NAME Recorded Apr 28, 2021
From: FUJI XEROX CO., LTD.
To: FUJIFILM BUSINESS INNOVATION CORP.
Reel/Frame 056078/0098 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2020
From: SINGH, JANMAJAY; SATO, MASAHIRO; SONODA, TAKASHI
To: FUJI XEROX CO., LTD.
Reel/Frame 052225/0983 →