IP Library Granted Patent US 11,337,219
Granted Patent B2
US 11,337,219 · App. 16/831,540 · Granted May 17, 2022

Apparatus, system and method of encoding a wireless transmission

Inventors: Artyom Lomayev (Nizhny Novgorod, RU); Alexander Maltsev (Nizhny Novgorod, RU); Michael Genossar (Modiin, IL); Claudio Da Silva (Portland, OR); Carlos Cordeiro (Portland, OR)
Assignee: INTEL CORPORATION
H04W72/0466H03M13/1157H03M13/2903H04L1/0061
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,337,219
App. No.
16/831,540
Granted
May 17, 2022
Kind
B2
Abstract

For example, an Enhanced Directional Multi-Gigabit (DMG) (EDMG) wireless communication station (STA) may be configured to scramble, according to a first scrambling sequence, a plurality of EDMG Header B bits of an EDMG Header B field of an EDMG Multi-User (MU) Physical Layer (PHY) Protocol Data Unit (PPDU) into a plurality of scrambled header bits; generate a Low-Density Parity-Check (LDPC) codeword based on the plurality of scrambled header bits; determine a data block based on the LDPC codeword; generate one or more scrambled data blocks based on the data block by scrambling the data block according to a second scrambling sequence; and transmit a wireless transmission of the EDMG Header B based on the one or more scrambled data blocks.

Claims (50)

1. An apparatus comprising:

a processor comprising logic and circuitry configured to cause an Enhanced Directional Multi-Gigabit (DMG) (EDMG) wireless communication station (STA) to:

scramble a plurality of EDMG Header B bits into a plurality of scrambled header bits according to a first scrambling sequence, the first scrambling sequence is based on a first polynomial;

generate a Low-Density Parity-Check (LDPC) codeword based on the plurality of scrambled header bits;

determine a data block comprising a codeword sequence based on the LDPC codeword, wherein the codeword sequence comprises a concatenation of a first encoded sequence, a second encoded sequence, and a third encoded sequence, wherein the second encoded sequence is different from the first encoded sequence, wherein the third encoded sequence is different from each of the first and second encoded sequences, and wherein the first encoded sequence, the second encoded sequence, and the third encoded sequence are based on the LDPC codeword;

generate one or more scrambled data blocks by scrambling the data block according to a second scrambling sequence, the second scrambling sequence is based on a second polynomial, which is different from the first polynomial; and

transmit an EDMG Header B field of an EDMG Orthogonal Frequency-Division Multiplexing (OFDM) Multi-User (MU) Physical Layer (PHY) Protocol Data Unit (PPDU) based on the one or more scrambled data blocks; and

a memory to store information processed by the processor.

2. The apparatus of claim 1 , wherein the first polynomial is S(x)=x 7 +x 4 +1.

3. The apparatus of claim 1 , wherein the second polynomial is S(x)=x 7 +x+1.

4. The apparatus of claim 1 , wherein the data block comprises one or more repetitions of the codeword sequence, a count of the one or more repetitions of the codeword sequence is based on a count of one or more 2.16 Gigahertz (GHz) channels in a channel bandwidth for transmission of the EDMG OFDM MU PPDU.

5. The apparatus of claim 1 , wherein the LDPC codeword comprises 64 scrambled header bits denoted (bq 1 , bq 2 , . . . , bq 64 ), 440 zero bits, and 168 parity bits denoted (p 1 , p 2 , . . . , p 168 ), wherein the codeword sequence comprises the sequence c=(c 1 , c 2 , c 3 ), which comprises the concatenation of the first encoded sequence, denoted c 1 , the second encoded sequence, denoted c 2 , and the third encoded sequence, denoted c 3 , wherein:

c 1 =( bq 1 ,bq 2 ,bq 64 ,p 9 ,p 10 ,p 168 )

c 2 =( bq 1 ,bq 2 ,bq 64 ,p 1 ,p 2 ,p 84 ,p 93 ,p 94 ,p 168 )

c 3 =( bq 1 ,bq 2 ,bq 64 ,p 1 ,p 2 ,p 160 ).

6. The apparatus of claim 5 configured to cause the EDMG STA to determine the data block, denoted cb, based on the codeword sequence c and a count, denoted N CB , of one or more 2.16 Gigahertz (GHz) channels in a channel bandwidth for transmission of the EDMG OFDM MU PPDU, as follows:

cb=c for N CB =1;

cb =( c,c,c 1:124 ) for N CB =2

cb =( c,c,c,c 1:252 ) for N CB =3

cb =( c,c,c,c,c 1:376 ) for N CB =4

wherein c 1:m , denotes an array of elements of the codeword sequence c starting from a first bit (inclusive) and ending at an m-th bit (inclusive).

7. The apparatus of claim 1 configured to cause the EDMG STA to scramble the data block starting at a 225 th bit and ending at a (2×N SD ) th bit, wherein N SD denotes a number of data subcarriers.

8. The apparatus of claim 1 , wherein a count of the one or more scrambled data blocks is based on a count of one or more space-time streams for transmission of the EDMG OFDM MU PPDU.

9. The apparatus of claim 1 configured to cause the EDMG STA to map the one or more scrambled data blocks to one or more respective space-time streams for transmission of the EDMG OFDM MU PPDU.

10. The apparatus of claim 9 configured to cause the EDMG STA to generate a first scrambled data block and a second scrambled data block based on the data block, to map the first scrambled data block to a first space-time stream, and to map the second scrambled data block to a second space-time stream.

11. The apparatus of claim 1 configured to cause the EDMG STA to generate the plurality of scrambled header bits according to a scrambler seed initialized by first seven bits of the plurality of EDMG Header B bits.

12. The apparatus of claim 1 configured to cause the EDMG STA to generate the one or more scrambled data blocks according to an initial seed value equal to all ones (1 1 , 1 2 , . . . , 1 7 ).

13. The apparatus of claim 1 configured to cause the EDMG STA to modulate the one or more scrambled data blocks according to a Quadrature Phase-Shift Keying (QPSK) modulation.

14. The apparatus of claim 1 configured to cause the EDMG STA to modulate the one or more scrambled data blocks according to a same OFDM modulation as a data part of the EDMG OFDM MU PPDU.

15. The apparatus of claim 1 configured to cause the EDMG STA to determine 168 parity bits based on a concatenation of the plurality of scrambled header bits with 440 zero bits, and to generate the LDPC codeword based on the plurality of scrambled header bits, the 440 zero bits, and the 168 parity bits.

16. The apparatus of claim 1 configured to cause the EDMG STA to transmit the EDMG OFDM MU PPDU over a channel bandwidth of at least 2.16 Gigahertz (GHz) in a frequency band above 45 GHz.

17. The apparatus of claim 16 configured to cause the EDMG STA to transmit the EDMG OFDM MU PPDU over a channel bandwidth of 4.32 GHz, 6.48 GHz, or 8.64 GHz.

18. The apparatus of claim 1 comprising a radio, the processor configured to cause the radio to transmit the EDMG OFDM MU PPDU.

19. The apparatus of claim 18 comprising one or more antennas connected to the radio, and another processor to execute instructions of an operating system.

20. A product comprising one or more tangible computer-readable non-transitory storage media comprising computer-executable instructions operable to, when executed by at least one processor, enable the at least one processor to cause an Enhanced Directional Multi-Gigabit (DMG) (EDMG) wireless communication station (STA) to:

scramble a plurality of EDMG Header B bits into a plurality of scrambled header bits according to a first scrambling sequence, the first scrambling sequence is based on a first polynomial;

generate a Low-Density Parity-Check (LDPC) codeword based on the plurality of scrambled header bits;

determine a data block comprising a codeword sequence based on the LDPC codeword, wherein the codeword sequence comprises a concatenation of a first encoded sequence, a second encoded sequence, and a third encoded sequence, wherein the second encoded sequence is different from the first encoded sequence, wherein the third encoded sequence is different from each of the first and second encoded sequences, and wherein the first encoded sequence, the second encoded sequence, and the third encoded sequence are based on the LDPC codeword;

generate one or more scrambled data blocks by scrambling the data block according to a second scrambling sequence, the second scrambling sequence is based on a second polynomial, which is different from the first polynomial; and

transmit an EDMG Header B field of an EDMG Orthogonal Frequency-Division Multiplexing (OFDM) Multi-User (MU) Physical Layer (PHY) Protocol Data Unit (PPDU) based on the one or more scrambled data blocks.

21. The product of claim 20 , wherein the second polynomial is S(x)=x 7 +x+1.

22. The product of claim 20 , wherein the data block comprises one or more repetitions of the codeword sequence, a count of the one or more repetitions of the codeword sequence is based on a count of one or more 2.16 Gigahertz (GHz) channels in a channel bandwidth for transmission of the EDMG OFDM MU PPDU.

23. An apparatus comprising:

message processing means for causing an Enhanced Directional Multi-Gigabit (DMG) (EDMG) wireless communication station (STA) to generate one or more scrambled data blocks by:

scrambling a plurality of EDMG Header B bits into a plurality of scrambled header bits according to a first scrambling sequence, the first scrambling sequence is based on a first polynomial;

generating a Low-Density Parity-Check (LDPC) codeword based on the plurality of scrambled header bits;

determining a data block comprising a codeword sequence based on the LDPC codeword, wherein the codeword sequence comprises a concatenation of a first encoded sequence, a second encoded sequence, and a third encoded sequence, wherein the second encoded sequence is different from the first encoded sequence, wherein the third encoded sequence is different from each of the first and second encoded sequences, and wherein the first encoded sequence, the second encoded sequence, and the third encoded sequence are based on the LDPC codeword; and

generating the one or more scrambled data blocks by scrambling the data block according to a second scrambling sequence, the second scrambling sequence is based on a second polynomial, which is different from the first polynomial; and

control means for causing the EDMG STA to transmit an EDMG Header B field of an EDMG Orthogonal Frequency-Division Multiplexing (OFDM) Multi-User (MU) Physical Layer (PHY) Protocol Data Unit (PPDU) based on the one or more scrambled data blocks.

24. The apparatus of claim 23 , wherein a count of the one or more scrambled data blocks is based on a count of one or more space-time streams for transmission of the EDMG OFDM MU PPDU.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2021
From: INTEL IP CORPORATION
To: INTEL CORPORATION
Reel/Frame 056337/0609 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2020
From: LOMAYEV, ARTYOM; MALTSEV, ALEXANDER; GENOSSAR, MICHAEL; DA SILVA, CLAUDIO; CORDEIRO, CARLOS
To: INTEL IP CORPORATION
Reel/Frame 052740/0554 →