IP Library Granted Patent US 11,647,215
Granted Patent B2
US 11,647,215 · App. 16/998,446 · Granted May 9, 2023

Method and apparatus for signaling video coding information

Inventors: Jie Chen (Beijing, CN); Ru-Ling Liao (Beijing, CN); Jiancong Luo (San Mateo, CA); Yan Ye (San Mateo, CA)
Assignee: Alibaba Group Holding Limited
H04N19/46H04L65/75H04N19/157H04N19/174H04N19/184
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,647,215
App. No.
16/998,446
Granted
May 9, 2023
Kind
B2
Abstract

The present disclosure provides methods and apparatuses for controlling a coding mode for video data. The methods and apparatuses include receiving a bitstream of video data; enabling or disabling a coding mode for a video sequence, based on a first flag in the bitstream; and determining whether controlling of the coding mode is enabled or disabled at a level lower than a sequence level, based on a second flag in the bitstream.

Claims (78)

1. A computer-implemented decoding method, comprising:

receiving a bitstream associated with a video sequence;

decoding a first plurality of flags in a sequence parameter set (SPS) of the bitstream; and

determining whether a second plurality of flags is present in the bitstream, based on values of the first plurality of flags respectively, wherein:

the second plurality of flags respectively indicates whether a plurality of coding modes is enabled or disabled at a first syntax level lower than a sequence level;

the plurality of coding modes comprises a prediction refinement with optical flow (PROF) mode, a bi-directional optical flow (BDOF) mode, and a decoder side motion vector refinement (DMVR) mode; and

when one or more of the second plurality of flags are present in the bitstream, the bitstream is decoded based on values of the one or more of the second plurality of flags.

2. The computer-implemented decoding method according to claim 1 , wherein the second plurality of flags comprises:

a first flag associated with the PROF mode,

a second flag associated with the BDOF mode, and

a third flag associated with the DMVR mode,

wherein the method further comprises:

when the first flag is present in the bitstream, enabling or disabling, based on a value of the first flag, the PROF mode at the first syntax level,

when the second flag is present in the bitstream, enabling or disabling, based on a value of the second flag, the BDOF mode at the first syntax level, and

when the third flag is present in the bitstream, enabling or disabling, based on a value of the third flag, the DMVR mode at the first syntax level.

3. The computer-implemented decoding method according to claim 1 , further comprising:

decoding a third plurality of flags in the SPS; and

enabling or disabling, based on values of the third plurality of flags, the plurality of coding modes respectively at the first syntax level.

4. The computer-implemented decoding method according to claim 1 , wherein the first syntax level is a slice level or a picture level.

5. The computer-implemented decoding method according to claim 1 , wherein the first plurality of flags comprises a first flag, the second plurality of flags comprises a second flag associated with the first flag, and the method further comprises:

in response to the first flag having a first value, determining that the second flag is present in a slice header or a picture header of the bitstream.

6. The computer-implemented decoding method according to claim 5 , wherein the first value is 1.

7. A decoding apparatus, comprising:

a memory configured to store a set of instructions; and

one or more processors configured to execute the set of instructions to cause the apparatus to perform:

receiving a bitstream associated with a video sequence;

decoding a first plurality of flags in a sequence parameter set (SPS) of the bitstream;

determining whether a second plurality of flags is present in the bitstream, based on values of the first plurality of flags respectively, wherein:

the second plurality of flags respectively indicates whether a plurality of coding modes is enabled or disabled at a first syntax level lower than a sequence level, and

the plurality of coding modes comprises a prediction refinement with optical flow (PROF) mode, a bi-directional optical flow (BDOF) mode, and a decoder side motion vector refinement (DMVR) mode; and

when one or more of the second plurality of flags are present in the bitstream, decoding the bitstream based on values of the one or more of the second plurality of flags.

8. The decoding apparatus according to claim 7 , wherein the second plurality of flags comprises:

a first flag associated with the PROF mode,

a second flag associated with the BDOF mode, and

a third flag associated with the DMVR mode,

wherein the one or more processors are further configured to execute the set of instructions to cause the apparatus to perform:

when the first flag is present in the bitstream, enabling or disabling, based on a value of the first flag, the PROF mode at the first syntax level,

when the second flag is present in the bitstream, enabling or disabling, based on a value of the second flag, the BDOF mode at the first syntax level, and

when the third flag is present in the bitstream, enabling or disabling, based on a value of the third flag, the DMVR mode at the first syntax level.

9. The decoding apparatus according to claim 7 , wherein the one or more processors are further configured to execute the set of instructions to cause the apparatus to perform:

decoding a third plurality of flags in the SPS; and

enabling or disabling, based on values of the third plurality of flags, the plurality of coding modes respectively at the first syntax level.

10. The decoding apparatus according to claim 7 , wherein the first syntax level is a slice level or a picture level.

11. The decoding apparatus according to claim 7 , wherein the first plurality of flags comprises a first flag, the second plurality of flags comprises a second flag associated with the first flag, and the one or more processors are further configured to execute the set of instructions to cause the apparatus to perform:

in response to the first flag having a first value, determining that the second flag is present in a slice header or a picture header of the bitstream.

12. The decoding apparatus according to claim 11 , wherein the first value is 1.

13. A non-transitory computer readable storage medium storing a bitstream associated with a video sequence, the bitstream comprising:

a sequence parameter set (SPS) comprising a first plurality of flags, wherein:

the first plurality of flags respectively indicates whether a second plurality of flags is present in the bitstream;

the second plurality of flags respectively indicates whether a plurality of coding modes is enabled or disabled at a first syntax level lower than a sequence level; and

the plurality of coding modes comprises a prediction refinement with optical flow (PROF) mode, a bi-directional optical flow (BDOF) mode, and a decoder side motion vector refinement (DMVR) mode.

14. The non-transitory computer readable storage medium according to claim 13 , wherein the SPS of the bitstream further comprises:

a third plurality of flags respectively indicating whether the plurality of coding modes is enabled or disabled for the video sequence.

15. The non-transitory computer readable storage medium according to claim 13 , wherein the first syntax level is a slice level or a picture level.

16. The non-transitory computer readable storage medium according to claim 13 , wherein the bitstream further comprises:

a picture header, wherein the at least one of the second plurality of flags is comprised in the picture header.

17. The non-transitory computer readable storage medium according to claim 13 , wherein the bitstream further comprises:

a slice header, wherein the at least one of the second plurality of flags is comprised in the slice header.

18. A computer-implemented encoding method, comprising:

encoding a first plurality of flags in a sequence parameter set (SPS) of a bitstream associated with a video sequence; and

determining whether to signal a second plurality of flags in the bitstream, based on the first plurality of flags respectively, wherein:

the second plurality of flags respectively indicates whether a plurality of coding modes is enabled or disabled at a first syntax level lower than a sequence level;

the plurality of coding modes comprises a prediction refinement with optical flow (PROF) mode, a bi-directional optical flow (BDOF) mode, and a decoder side motion vector refinement (DMVR) mode; and

when it is determined to signal one or more of the second plurality of flags are present in the bitstream, the bitstream is encoded based on values of the one or more of the second plurality of flags.

19. The computer-implemented encoding method according to claim 18 , wherein the second plurality of flags comprises:

a first flag associated with the PROF mode,

a second flag associated with the BDOF mode, and

a third flag associated with the DMVR mode,

wherein the method further comprises:

when it is determined to signal the first flag, enabling or disabling the PROF mode at the first syntax level,

when it is determined to signal the second flag, enabling or disabling the BDOF mode at the first syntax level, and

when it is determined to signal the third flag, enabling or disabling the DMVR mode at the first syntax level.

20. The computer-implemented encoding method according to claim 18 , further comprising:

encoding a third plurality of flags in the SPS, wherein the third plurality of flags respectively indicates whether the plurality of coding modes is enabled or disabled for the video sequence.

21. The computer-implemented encoding method according to claim 18 , wherein the first syntax level is a slice level or a picture level.

22. The computer-implemented encoding method according to claim 18 , wherein the first plurality of flags comprises a first flag, the second plurality of flags comprises a second flag associated with the first flag, and the method further comprises:

in response to the first flag having a first value, encoding the second flag in a slice header or a picture header of the bitstream.

23. The computer-implemented encoding method according to claim 22 , wherein the first value is 1.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2026
From: ALIBABA INNOVATION PRIVATE LIMITED
To: HFI INNOVATION INC.
Reel/Frame 075499/0876 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 12, 2026
From: ALIBABA GROUP HOLDING LIMITED
To: ALIBABA INNOVATION PRIVATE LIMITED
Reel/Frame 074832/0914 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 16, 2020
From: LUO, JIANCONG; CHEN, JIE; LIAO, RULING; YE, YAN
To: ALIBABA GROUP HOLDING LIMITED
Reel/Frame 054075/0335 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2020
From: LUO, JIANCONG; CHEN, JIE; LIAO, RULING; YE, YAN
To: ALIBABA GROUP HOLDING LIMITED
Reel/Frame 054052/0249 →
Continuity (2)
Provisional Application 62899169 · Sep 12, 2019
Related Publication 20210084322A1 · Mar 18, 2021