IP Library Granted Patent US 11,423,115
Granted Patent B2
US 11,423,115 · App. 17/007,395 · Granted Aug 23, 2022

Systems and methods for removing unwanted interactions in quantum devices

Inventor: Trevor Michael Lanting (Vancouver, CA)
Assignee: D-WAVE SYSTEMS INC.
G06F17/00G06F15/82G06N10/00
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,423,115
App. No.
17/007,395
Granted
Aug 23, 2022
Kind
B2
Abstract

Systems, devices, articles, methods, and techniques for advancing quantum computing by removing unwanted interactions in one or more quantum processor. One approach includes creating an updated plurality of programmable parameters based at least in part on a received value for the characteristic magnetic susceptibility of the qubit in the at least one quantum processor, and returning the updated plurality of programmable parameters. Examples programmable parameters include local biases, and coupling values characterizing the problem Hamilton. Also, for example, a quantum processor may be summarized as including a first loop of superconducting material, a first compound Josephson junction interrupting the first loop of superconducting material, a first coupler inductively coupled to the first loop of superconducting material, a second coupler inductively coupled to the first loop of superconducting material, and a second loop of superconducting material proximally placed to the first loop of superconducting material inductively coupled to the first coupler and the second coupler.

Claims (35)

1. A quantum processor, comprising:

a flux qubit;

a first coupler inductively coupled to the flux qubit;

a compensator circuit inductively coupled to the first coupler, the compensator circuit operable to compensate at least in part for a magnetic susceptibility of the flux qubit; and

wherein the compensator circuit comprises a loop of superconducting material that superconducts below a critical temperature.

2. The quantum processor of claim 1 , further comprising:

a tunable inductance interrupting the loop of superconducting material.

3. The quantum processor of claim 2 , wherein the tunable inductance comprises a compound Josephson junction.

4. The quantum processor of claim 3 , wherein the tunable inductance comprises a plurality of compound Josephson junctions.

5. The quantum processor of claim 1 , wherein a magnetic susceptibility of the compensator circuit is opposite to a magnetic susceptibility of the flux qubit.

6. The quantum processor of claim 1 , further comprising a second coupler inductively coupled to the flux qubit, wherein the compensator circuit is inductively coupled to the first coupler and the second coupler.

7. The quantum processor of claim 6 , further comprising a third coupler inductively coupled to the flux qubit.

8. The quantum processor of claim 7 , further comprising a fourth coupler inductively coupled to the flux qubit.

9. The quantum processor of claim 6 , further comprising a global signal line inductively coupled to the flux qubit and the compensator circuit, wherein at least one of the first coupler and the second coupler couples the flux qubit to one or more additional flux qubits, and wherein each of the flux qubit and the one or more additional flux qubits are coupled to the global signal line.

10. The quantum processor of claim 9 , wherein each of the first coupler and the second coupler provides controllable communicative coupling between the flux qubit and one of the one or more additional flux qubits and the global signal line.

11. The quantum processor of claim 1 , further comprising a flux source coupled to the flux qubit to effect changes in a qubit bias and a tunneling rate.

12. The quantum processor of claim 1 , wherein the flux qubit comprises a first loop of superconducting material that superconducts below a critical temperature and a first compound Josephson junction interrupting the first loop of superconducting material.

13. The quantum processor of claim 12 , wherein the first compound Josephson junction comprises two superconducting parallel paths, each superconducting parallel path interrupted by at least one Josephson junction.

14. The quantum processor of claim 1 , further comprising a global signal line inductively coupled to the flux qubit and the compensator circuit.

15. The quantum processor of claim 14 , wherein the global signal line includes a persistent current compensation line.

16. The quantum processor of claim 14 , wherein the global signal line includes an annealing signal line that carries an annealing signal to evolve the quantum processor during quantum annealing computation.

17. The quantum processor of claim 14 , wherein a first product of the coupling of the global signal line to the compensator circuit and a magnetic susceptibility of the compensator circuit has an equal magnitude and an opposite sign to a second product of the coupling of the global signal line to the flux qubit and the magnetic susceptibility of the flux qubit.

18. A quantum processor, comprising:

a flux qubit;

a first coupler inductively coupled to the flux qubit;

a compensator circuit inductively coupled to the first coupler, the compensator circuit operable to compensate at least in part for a magnetic susceptibility of the flux qubit; and

wherein a magnetic susceptibility of the compensator circuit is opposite to a magnetic susceptibility of the flux qubit.

19. A quantum processor, comprising:

a flux qubit;

a first coupler inductively coupled to the flux qubit;

a compensator circuit inductively coupled to the first coupler, the compensator circuit operable to compensate at least in part for a magnetic susceptibility of the flux qubit; and

a global signal line inductively coupled to the flux qubit and the compensator circuit.

20. The quantum processor of claim 19 , wherein the global signal line includes a persistent current compensation line.

21. The quantum processor of claim 19 , wherein the global signal line includes an annealing signal line that carries an annealing signal to evolve the quantum processor during quantum annealing computation.

22. The quantum processor of claim 19 , wherein a first product of the coupling of the global signal line to the compensator circuit and a magnetic susceptibility of the compensator circuit has an equal magnitude and an opposite sign to a second product of the coupling of the global signal line to the flux qubit and the magnetic susceptibility of the flux qubit.

Assignments (12)
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2025
From: PSPIB UNITAS INVESTMENTS II INC.
To: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
Reel/Frame 070470/0098 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Apr 14, 2023
From: D-WAVE SYSTEMS INC.; 1372934 B.C. LTD.
To: PSPIB UNITAS INVESTMENTS II INC., AS COLLATERAL AGENT
Reel/Frame 063340/0888 →
RELEASE OF SECURITY INTEREST Recorded Sep 20, 2022
From: PSPIB UNITAS INVESTMENTS II INC., IN ITS CAPACITY AS COLLATERAL AGENT
To: D-WAVE SYSTEMS INC.
Reel/Frame 061493/0694 →
SECURITY INTEREST Recorded Mar 3, 2022
From: D-WAVE SYSTEMS INC.
To: PSPIB UNITAS INVESTMENTS II INC.
Reel/Frame 059317/0871 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME BY REMOVING THE COMMA. PREVIOUSLY RECORDED AT REEL: 057653 FRAME: 0979. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 5, 2021
From: D-WAVE SYSTEMS INC.; DWSI HOLDINGS INC.
To: DWSI HOLDINGS INC.
Reel/Frame 057718/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNEE NAME BY REMOVING THE COMMA PREVIOUSLY RECORDED AT REEL: 057057 FRAME: 0177. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 5, 2021
From: LANTING, TREVOR MICHAEL
To: D-WAVE SYSTEMS INC.
Reel/Frame 057718/0779 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR AND ASSIGNEE NAME BY REMOVING THE COMMA PREVIOUSLY RECORDED AT REEL: 057291 FRAME: 0159. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 5, 2021
From: D-WAVE SYSTEMS INC.
To: D-WAVE SYSTEMS INC.
Reel/Frame 057718/0806 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 57194 FRAME: 933. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 5, 2021
From: DWSI HOLDINGS INC.
To: D-WAVE SYSTEMS INC.
Reel/Frame 057770/0317 →
MERGER AND CHANGE OF NAME Recorded Aug 30, 2021
From: D-WAVE SYSTEMS, INC.; DWSI HOLDINGS INC.; DWSI HOLDINGS INC.
To: DWSI HOLDINGS INC.
Reel/Frame 057653/0979 →
CONTINUATION Recorded Aug 16, 2021
From: D-WAVE SYSTEMS, INC.
To: D-WAVE SYSTEMS, INC.
Reel/Frame 057291/0159 →
CHANGE OF NAME Recorded Aug 16, 2021
From: DWSI HOLDINGS INC.
To: D-WAVE SYSTEMS, INC.
Reel/Frame 057194/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2021
From: LANTING, TREVOR MICHAEL
To: D-WAVE SYSTEMS, INC.
Reel/Frame 057057/0177 →
Cited By (2)
US 12,682,272 US 12,718,975