IP Library Granted Patent US 11,580,055
Granted Patent B2
US 11,580,055 · App. 17/007,636 · Granted Feb 14, 2023

Devices for time division multiplexing of state machine engine signals

Inventors: Harold B Noyes (Boise, ID); David R. Brown (Lucas, TX); Paul Glendenning (Woodside, CA); Paul D. Dlugosch (Eagle, ID)
Assignee: Micron Technology, Inc.
G06F15/7867G06F1/3225G06F9/4498G06F13/423G06F15/7857G06N20/00G05B19/045G06F3/0604
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,580,055
App. No.
17/007,636
Granted
Feb 14, 2023
Kind
B2
Abstract

A device includes a plurality of blocks. Each block of the plurality of blocks includes a plurality of rows. Each row of the plurality of rows includes a plurality of configurable elements and a routing line, whereby each configurable element of the plurality of configurable elements includes a data analysis element comprising a plurality of memory cells, wherein the data analysis element is configured to analyze at least a portion of a data stream and to output a result of the analysis. Each configurable element of the plurality of configurable elements also includes a multiplexer configured to transmit the result to the routing line.

Claims (32)

1. A method, comprising:

analyzing a portion of a data stream via a first automaton comprising a first plurality of memory cells of a first group of two sets of memory cells and a second plurality of memory cells of the first group of two sets of memory cells to generate a first result;

analyzing the portion of the data stream via a second automaton comprising a third plurality of memory cells of a second group of two sets of memory cells and a fourth plurality of memory cells of the second group of two sets of memory cells to generate a second result;

outputting the first result to a routing line coupled to the first automaton during a first portion of a data cycle; and

outputting the second result to the routing line coupled to the second automaton during a second portion of the data cycle.

2. The method of claim 1 , comprising analyzing the portion of the data stream via a third automaton comprising a fifth plurality of memory cells of a third group of two sets of memory cells and a sixth plurality of memory cells of the third group of two sets of memory cells to generate a third result.

3. The method of claim 2 , comprising outputting the third result to the routing line coupled to the third automaton during a third portion of the data cycle.

4. The method of claim 2 , comprising:

receiving the first result, the second result, and the third result at a demultiplexer; and

selectively transmitting the first result, the second result, and the third result to an intra-block switch via row lines selected by the demultiplexer.

5. The method of claim 2 , comprising outputting the third result to a second routing line coupled to the third automaton during the first portion of the data cycle.

6. The method of claim 5 , comprising:

analyzing the portion of the data stream via a fourth automaton comprising a seventh plurality of memory cells of a fourth group of two sets of memory cells and an eighth plurality of memory cells of the fourth group of two sets of memory cells to generate a fourth result; and

outputting the fourth result to the second routing line coupled to the fourth automaton during the second portion of the data cycle.

7. The method of claim 6 , comprising:

receiving the first result and the second result at a first demultiplexer; and

receiving the third result and the fourth result at a second demultiplexer.

8. The method of claim 7 , comprising:

selectively transmitting the first result and the second result to an intra-block switch via first row lines selected by the first demultiplexer; and

selectively transmitting the third result and the fourth result to the intra-block switch via second row lines selected by the second demultiplexer.

9. A method, comprising:

receiving a first control signal at a first selection circuit of a first automaton comprising a first plurality of memory cells configured to analyze at least a portion of a data stream and generate a first result;

outputting the first result to a routing line coupled to the first automaton during a first portion of a data cycle based on the first control signal;

receiving a second control signal at a second selection circuit of a second automaton comprising a second plurality of memory cells configured to analyze at least a portion of the data stream and generate a second result; and

outputting the second result to the routing line coupled to the second automaton during a second portion of the data cycle based on the second control signal.

10. The method of claim 9 , comprising receiving the first control signal and the second control signal as part of initial configuration instructions received prior to generation of at least one of the first result and the second result.

11. The method of claim 9 , comprising receiving the first control signal and the second control signal as part of dynamic programming instructions received during generation of at least one of the first result and the second result.

12. The method of claim 9 , comprising receiving a third control signal at a third selection circuit of a third automaton comprising a third plurality of memory cells configured to analyze at least a portion of the data stream and generate a third result.

13. The method of claim 12 , comprising outputting the third result to the routing line coupled to the third automaton during a third portion of the data cycle based on the third control signal.

14. The method of claim 12 , comprising outputting the third result to a second routing line coupled to the third automaton during the first portion of the data cycle based on the third control signal.

15. The method of claim 12 , comprising outputting the third result to a second routing line coupled to the third automaton during a third portion of the data cycle based on the third control signal.

16. The method of claim 9 , wherein the at least a portion of the data stream analyzed by the first automaton and the at least a portion of the data stream analyzed by the second automaton comprise different portions of the data stream.

Continuity (3)
Continuation 15534994
Provisional Application 62098171 · Dec 30, 2014
Related Publication 20200401553A1 · Dec 24, 2020