IP Library Granted Patent US 11,662,911
Granted Patent B2
US 11,662,911 · App. 17/009,330 · Granted May 30, 2023

Memory system and operating method thereof

Inventor: Chol Su Chae (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F3/0613G06F3/0658G06F3/0659G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,662,911
App. No.
17/009,330
Granted
May 30, 2023
Kind
B2
Abstract

A memory system includes a memory device including a plurality of memory blocks and a controller suitable for controlling the memory device to store a read retry table that includes a plurality of read bias sets respectively corresponding to a plurality of indexes; controlling the memory device to perform a read retry operation with the read bias sets according to an ascending order of the indexes; updating, when a read operation is successfully performed during the read retry operation, the read retry table by including the read levels of the successful read operation into a read bias set of a highest priority index within the read retry table; and controlling the memory device to perform a subsequent read retry operation based on the updated read retry table.

Claims (49)

1. A memory system comprising:

a memory device including a plurality of memory blocks; and

a controller suitable for:

controlling the memory device to store a read retry table that includes a plurality of read bias sets respectively corresponding to a plurality of indexes;

controlling the memory device to perform a read retry operation with the read bias sets according to an ascending order of the indexes;

updating, when a read operation is successfully performed during the read retry operation, the read retry table by including read levels of the successful read operation into a read bias set of a highest priority index within the read retry table; and

controlling the memory device to perform a subsequent read retry operation based on the updated read retry table.

2. The memory system of claim 1 ,

wherein the controller controls, when a history read operation for a first memory block is failed, the memory device to perform the read retry operation on the first memory block, and

wherein the controller controls the memory device to perform the history read operation by using read levels used in a previous read operation which was successfully performed on the first memory block.

3. The memory system of claim 1 , wherein the controller assigns priorities, which are lower than current priorities by unit index, to read levels corresponding to each of indexes having values that are less than or equal to indexes corresponding to the read levels used in the successful read retry operation, in the read retry table.

4. The memory system of claim 1 ,

wherein each of the memory blocks includes a plurality of physical pages each including one or more logical pages,

wherein each of the read bias sets includes read levels corresponding to each of the logical pages, and

wherein the controller controls the memory device to perform read retry operations on the logical pages by sequentially using the read levels included in each of the read bias sets.

5. The memory system of claim 4 , wherein the controller is further suitable for:

storing, when a first read operation is successfully performed during a first read retry operation for a first logical page, one or more first read levels of the successful first read operation; and

storing, when a second read operation is successfully performed during a second read retry operation for a second logical page, one or more second read levels of the successful second read operation.

6. The memory system of claim 5 , wherein the controller updates the read retry table independently for each of the logical pages based on results of the first and second read retry operations.

7. The memory system of claim 6 , wherein the controller updates the read retry table by including the first and second read levels into the read bias set corresponding to the highest priority index of the read retry table.

8. The memory system of claim 2 , wherein the controller is further suitable for generating a sub read bias set based on a number of error bits occurring during each of the read operations for the first memory block.

9. The memory system of claim 8 ,

wherein the controller updates the read retry table by assigning the sub read bias set to the highest priority index of the read retry table, and

wherein the controller controls the memory device to perform the subsequent read retry operation based on the updated read retry table.

10. The memory system of claim 8 , wherein the sub read bias set includes read levels of a read operation, during which a minimum number of error bits occur.

11. An operating method of a memory system, comprising:

loading a read retry table that includes a plurality of read bias sets respectively corresponding to a plurality of indexes;

performing a read retry operation with the read bias sets according to an ascending order of the indexes;

updating, when a read operation is successfully performed during the read retry operation, the read retry table by including read levels of the successful read operation into a read bias set of a highest priority index within the read retry table; and

performing a subsequent read retry operation based on the updated read retry table.

12. The operating method of claim 11 ,

further comprising performing a history read operation of performing a read operation with the read levels used in a previous read operation which was successfully performed on a first memory block,

wherein the performing of the read retry operation includes performing the read retry operation on the first memory block when the history read operation is failed.

13. The operating method of claim 11 , wherein the updating of the read retry table includes assigning priorities, which are lower than current priorities by unit index, to read levels corresponding to each of indexes having values that are less than or equal to indexes corresponding to the read levels used in the read operation which is successfully performed during the read retry operation, in the read retry table.

14. The operating method of claim 11 ,

wherein each of the read bias sets includes read levels corresponding to each of logical pages, and

wherein the performing of the read retry operation includes performing read retry operations on the logical pages by sequentially using the read levels included in each of the read bias sets.

15. The operating method of claim 14 , further comprising:

storing, when a first read operation is successfully performed during a first read retry operation for a first logical page, one or more first read levels of the successful first read operation; and

storing, when a second read operation is successfully performed during a second read retry operation for a second logical page, one or more second read levels of the successful second read operation.

16. The operating method of claim 15 , wherein the updating of the read retry table includes updating the read retry table independently for each of the logical pages based on results of the first and second read retry operations.

17. The operating method of claim 16 , wherein the read retry table is updated by including the first and second read levels into the read bias set corresponding to the highest priority index of the read retry table.

18. The operating method of claim 12 , further comprising generating a sub read bias set based on a number of error bits occurring during each of the read operations for the first memory block.

19. The operating method of claim 18 ,

wherein the read retry table is updated by assigning the sub read bias set to correspond to the highest priority index of the read retry table, and

wherein the subsequent read retry operation is performed based on the updated read retry table.

20. An operating method of a controller, the operating method comprising:

controlling a memory device to perform a read retry operation on a storage unit with a sequence of sets arranged according to a priority, each of the sets including one or more read biases; and

re-arranging, when the read retry operation is a success with one set among the sets, the sets according to the order by assigning a highest priority to the set which was the success.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2020
From: CHAE, CHOL SU
To: SK HYNIX INC.
Reel/Frame 053666/0539 →