IP Library › Granted Patent US 11,048,657

Granted Patent B2

US 11,048,657 · App. 17/027,899 · Granted Jun 29, 2021

CAN bus driver with accelerated state transitions

Inventors: Angel Jose Soto (Dresden, DE); Michael Fiedler (Dresden, DE); Holger Jung (Dresden, DE)

Assignee: ELMOS Semiconductor AG

G06F13/4072 H04B1/38

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 11,048,657
App. No.: 17/027,899
Granted: Jun 29, 2021
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

A bus driver for driving a differential data bus can be in a dominant data bus state and in a recessive data bus state. In the dominant data bus state, the bus driver connects the first and second single-wire data bus lines to a first and second electrical potential and temporarily does not drive the first and second single-wire data bus lines in the recessive data bus state. In the recessive data bus state after a change from the dominant data bus state to the recessive data bus state, bus driver connects the first and second single-wire data bus lines to a fourth electrical potential for an active time.

Claims (94)

1. A bus driver (CANTR) for controlling a differential data bus:

wherein the differential data bus comprises a first single-wire data bus line (CH) and a second single-wire data bus line (CL), and

wherein the differential data bus can be in a dominant data bus state (DBM) and in a recessive data bus state (RBM), and

wherein the bus driver (CANTR) in the dominant data bus state (DBM) connects the first single-wire data bus line (CH) to a first electrical potential (HP), and

wherein the bus driver (CANTR) in the dominant data bus state (DBM) connects the second single-wire data bus line (CL) to a second electrical potential (LP) different from the first electrical potential (HP), and

wherein the bus driver (CANTR) temporarily does not drive the first single-wire data bus line (CH) in the recessive data bus state (RBM) and

wherein the bus driver (CANTR) temporarily does not drive the second single-wire data bus line (CL) in the recessive data bus state (RBM),

wherein the bus driver (CANTR) in the recessive data bus state (RBM), after a change from the dominant data bus state (DBM) to the recessive data bus state (RBM), connects the first single-wire data bus line (CH) to a fourth electrical potential (MP L ) for an active time (T A ), and

further wherein:

the bus driver (CANTR) in the recessive data bus state (RBM), after the change from the dominant data bus state (DBM) to the recessive data bus state (RBM), connects the second single-wire data bus line (CL) to a third electrical potential (MP H ) for the active time (T A ), and

the third electrical potential (MP H ) is different from the first electrical potential (HP) and from the second electrical potential (LP), and

the fourth electrical potential (MP L ) is different from the first electrical potential (HP) and from the second electrical potential (LP) and from the third electrical potential (MP H ),

a value of the third electrical potential (MP H ) lies between a value of the first electrical potential (HP) and a value of the second electrical potential (LP), and

a value of the fourth electrical potential (MP L ) lies between the value of the second electrical potential (LP) and the value of the third electrical potential (MP H ).

2. The bus driver (CANTR) according to claim 1 , wherein:

the active time (T A ) is not more than 70% of a data bit duration (Tbit).

3. The bus driver (CANTR) according to claim 1 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

wherein the value of the third electrical potential (MP H ) differs by not more than 25% from the value of the second electrical potential (LP) plus half a value difference between the value of the first electrical potential (HP) minus the value of the second electrical potential (LP) plus half of an absolute value of a maximum value of the first potential difference (MD); and

wherein a minimum potential below which the first potential difference (MD) can decay is a potential difference between the potential of the first single-wire data bus line (CH) minus the potential of the second single-wire data bus line (CL).

4. The bus driver (CANTR) according to claim 1 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

wherein the value of the fourth electrical potential (MP L ) differs by not more than 25% from the value of the second electrical potential (LP) plus half a value difference between the value of the first electrical potential (HP) minus the value of the second electrical potential (LP) minus half of an absolute value of a maximum value of the first potential difference (MD); and

5. A bus driver (CANTR) for controlling a differential data bus:

wherein the differential data bus comprises a first single-wire data bus line (CH) and a second single-wire data bus line (CL), and

wherein the bus driver (CANTR) has a state bus input and

wherein the state bus input of the bus driver (CANTR) is connected to a state bus and

wherein the state bus can have a first state bus state and

wherein the state bus can have a second state bus state and

wherein the state bus can have a third state bus state and

wherein a first output of the bus driver (CANTR) is connected to the first single-wire data bus line (CH) and

wherein a second output of the bus driver (CANTR) is connected to the second single-wire data bus line (CL) and

wherein the bus driver (CANTR) has a first bus driver state and a second bus driver state and a third bus driver state, and

wherein the bus driver (CANTR) is in the first bus driver state when the state bus is in the first state bus state and

wherein the bus driver (CANTR) is in the second bus driver state when the state bus is in the second state bus state and

wherein the bus driver (CANTR) is in the third bus driver state when the state bus is in the third state bus state and

wherein the bus driver (CANTR) applies a first electrical potential (HP) to the first single-wire data bus line (CH) when in the first bus driver state and

wherein the bus driver (CANTR) applies a second electrical potential (LP) to the second single-wire data bus line (CL) when in the first bus driver state and

wherein the bus driver (CANTR) applies a fourth electrical potential (MP L ) to the first single-wire data bus line (CH) when in the third bus driver state and

wherein the bus driver (CANTR) applies a third electrical potential (MP H ) to the second single-wire data bus line (CL) when in the third bus driver state and

wherein the bus driver (CANTR) does not apply electrical potential to the first single-wire data bus line (CH) when in the second bus driver state, and

wherein the bus driver (CANTR) does not apply electrical potential to the second single-wire data bus line (CL) when in the second bus driver state, and

wherein the first electrical potential (HP) is different from the second electrical potential (LP) and

wherein the third electrical potential (MP H ) is different from the first electrical potential (HP) and

wherein the third electrical potential (MP H ) is different from the second electrical potential (LP) and

wherein the fourth electrical potential (MP L ) is different from the first electrical potential (HP) and

where the fourth electrical potential (MP L ) is different from the second electrical potential (LP) and

wherein the fourth electrical potential (MP L ) is different from the third electrical potential (MPH) and

wherein a value of the third electrical potential (MP H ) is between a value of the first electrical potential (HP) and a value of the second electrical potential (LP), and

wherein a value of the fourth electrical potential (MP L ) is between the value of the third electrical potential (MP H ) and the value of the second electrical potential (LP).

6. The bus driver (CANTR) according to claim 5 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

7. The bus driver (CANTR) according to claim 5 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

8. The bus driver (CANTR) according to claim 5 :

wherein the state bus has a transmit signal (TX) and an acceleration signal (SU).

9. A method for operating the bus driver (CANTR) according to claim 5 , comprising:

Operating the bus driver (CANTR) in the first bus driver state;

Operating the bus driver (CANTR) in the third bus driver state for an active time (T A ) after a termination of the operation of the bus driver (CANTR) in the first bus driver state at a transition time point (T 0 );

Operating the bus driver (CANTR) in the second bus driver state after termination of the operation of the bus driver (CANTR) in the first bus driver state at the transition time point (T 0 ) and after expiration of the subsequent active time (T A ).

10. The method according to claim 9 :

wherein the active time (T A ) is less than 70% of a data bit duration (Tbit).

11. A bus driver (CANTR) for controlling a differential data bus,

wherein the differential data bus comprises a first single-wire data bus line (CH) and a second single-wire data bus line (CL), and

wherein the data bus can be in a dominant data bus state (DBM) and in a recessive data bus state (RBM), and

wherein the bus driver (CANTR) comprises a first voltage source having an operating voltage between a first supply voltage line substantially at a first potential (HP) and a second supply voltage line substantially at a second potential (LP), and

wherein the bus driver (CANTR) in the dominant data bus state (DBM) connects the first single-wire data bus line (CH) to the first electrical potential (HP), and

the bus driver (CANTR), in the dominant data bus state (DBM), connecting the second single-wire data bus line (CL) to the second electrical potential (LP), which is different from the first electrical potential (HP), and

wherein the bus driver (CANTR) temporarily does not drive the first single-wire data bus line (CH) in the recessive data bus state (RBM) and

wherein the bus driver (CANTR) temporarily does not drive the second single-wire data bus line (CL) in the recessive data bus state (RBM),

further wherein:

the bus driver (CANTR) has a second voltage source which generates a first center voltage which is substantially at a third potential (MP H ), and

the bus driver (CANTR) has a third voltage source which generates a second center voltage which is substantially at a fourth potential (MP L ), and

the bus driver (CANTR) in the recessive data bus state (RBM), after a change from the dominant data bus state (DBM) to the recessive data bus state (RBM), connects the first single-wire data bus line (CH) to the fourth electrical potential (MP L ) for the active time (T A ), and

the bus driver (CANTR) in the recessive data bus state (RBM), after a change from the dominant data bus state (DBM) to the recessive data bus state (RBM), connects the second single-wire data bus line (CL) to the third electrical potential (MP H ) for the active time (T A ), and

the third electrical potential (MP H ) is different from the first electrical potential (HP) and from the second electrical potential (LP), and

the fourth electrical potential (MP L ) is different from the first electrical potential (HP) and from the second electrical potential (LP) and from the third electrical potential (MP H ), and

a value of the third electrical potential (MP H ) lies between a value of the first electrical potential (HP) and a value of the second electrical potential (LP), and

a value of the fourth electrical potential (MP L ) lies between the value of the third electrical potential (MP H ) and the value of the second electrical potential (LP).

12. The bus driver (CANTR) according to claim 11 , wherein:

the active time (T A ) is not more than 70% of a data bit duration (Tbit).

13. The bus driver (CANTR) according to claim 11 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

14. The bus driver (CANTR) according to claim 11 :

wherein a first potential difference (MD) is a potential difference between the third electrical potential (MP H ) and the fourth electrical potential (MP L ); and

Assignments (3)

CHANGE OF ADDRESS Recorded Jan 4, 2026

From: ELMOS SEMICONDUCTOR SE

To: ELMOS SEMICONDUCTOR SE

Reel/Frame 074853/0001 →

CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEES ADDRESS PREVIOUSLY RECORDED AT REEL: 054233 FRAME: 0770. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Nov 11, 2020

From: SOTO, ANGEL JOSE; FIEDLER, MICHAEL; JUNG, HOLGER

To: ELMOS SEMICONDUCTOR SE

Reel/Frame 054383/0883 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2020

From: SOTO, ANGEL JOSE; FIEDLER, MICHAEL; JUNG, HOLGER

To: ELMOS SEMICONDUCTOR SE

Reel/Frame 054233/0770 →

Priority Claims (5)

DE 10 2019 125 536.8 · Sep 23, 2019 · national

DE 10 2019 125 538.4 · Sep 23, 2019 · national

DE 10 2019 125 546.5 · Sep 23, 2019 · national

DE 10 2019 125 547.3 · Sep 23, 2019 · national

DE 10 2019 125 548.1 · Sep 23, 2019 · national

Continuity (1)

Related Publication 20210089489A1 · Mar 25, 2021