IP Library Granted Patent US 11,696,175
Granted Patent B2
US 11,696,175 · App. 17/039,028 · Granted Jul 4, 2023

Base station device, terminal device, communication method, and communication system

Inventors: Yoshiaki Ohta (Yokohama, JP); Takayoshi Ode (Yokohama, JP); Yoshihiro Kawasaki (Kawasaki, JP)
Assignee: FUJITSU LIMITED
H04W28/06H04L1/008H04L69/22H04W80/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,696,175
App. No.
17/039,028
Granted
Jul 4, 2023
Kind
B2
Abstract

A base station device includes, a transmitter that transmits first data of a first type and second data of a second type, and a controller that is able to omit, when the transmitter multiplexes the first data and the second data together and transmits the first data and the second data multiplexed together, at least a portion of a segmentation offset or at least a portion of a reserve bit included in an RLC header of the second data.

Claims (45)

1. A base station device comprising:

a transmitter configured to transmit first data of a first type and second data of a second type; and

processor circuitry configured to omit, when the transmitter multiplexes and transmits the first data and the second data, at least a portion of a segmentation offset or at least a portion of a reserve bit included in a radio link control (RLC) header of the second data,

wherein omitting of at least the portion of the segmentation offset or at least the portion of the reserve bit includes:

when the transmitter multiplexes and transmits the first data and the second data,

omitting the portion of the segmentation offset without omitting a remaining portion of the segmentation offset; or

omitting at least the portion of the reserve bit included in the RLC header of the second data.

2. The base station device according to claim 1 , wherein the processor circuitry is further configured to omit, from the RLC header, the segmentation offset and add segmentation information indicating an order of segmentation of the second data.

3. The base station device according to claim 2 , wherein

the segmentation information has a plurality of bits, and

the processor circuitry is further configured to turn ON a bit of the plurality of bits, the bit of the plurality of bits being in accordance with the order of segmentation of the second data.

4. The base station device according to claim 1 , wherein, when the order of segmentation of the second data is placed at a starting position, the processor circuitry is further configured to omit the segmentation offset.

5. The base station device according to claim 1 , wherein, when the order of segmentation of the second data is placed at an ending position, the processor circuitry is further configured to omit the segmentation offset.

6. The base station device according to claim 1 , wherein, when the second data is not segmented, the processor circuitry is further configured to omit the segmentation offset.

7. The base station device according to claim 1 , wherein the processor circuitry is further configured to omit, when the transmitter multiplexes and transmits the first data and the second data, at least a portion of the segmentation offset and at least a portion of the reserve bit included in the RLC header of the second data.

8. The base station device according to claim 1 , wherein the processor circuitry is further configured to omit a portion of a region in which a sequence number of an RLC layer is stored.

9. The base station device according to claim 1 , wherein the processor circuitry is further configured to omit a portion of a region in which a sequence number of a packet data convergence protocol (PDCP) layer is embedded.

10. The base station device according to claim 1 , wherein, when not using the second data for control, the processor circuitry is further configured to omit an information element that is included in a PDCP header and that indicates whether the second data is for a control plane or for a user plane.

11. The base station device according to claim 1 , wherein the processor circuitry is further configured to concatenate the RLC header and a PDCP header and omit a portion of a sequence number of a header that is concatenated.

12. The base station device according to claim 11 , wherein, when not using the second data for control, the processor circuitry is further configured to omit an information element that is included in the header and that indicates whether the second data is for a control plane or for a user plane.

13. The base station device according to claim 1 , wherein the second data has a fixed length.

14. The base station device according to claim 13 , wherein the second type includes ultra-reliable and low latency communication (URLLC), and/or

wherein the first type includes enhanced mobile broadband (eMBB).

15. The base station device according to claim 1 , wherein the second data has a data size less than that of the first data.

16. The base station device according to claim 1 , wherein the processor circuitry is further configured to notify a device, which is a destination of transmission of the second data, of information relating to a format of the RLC header to be used to transmit the second data.

17. A terminal device comprising:

a receiver configured to receive first data of a first type and second data of a second type; and

processor circuitry configured to retrieve, as the second data, data included in a region of the first data and having an RLC header with:

a portion of a segmentation offset being omitted without a reaming in portion of the segmentation offset being omitted; or

at least a portion of a reserve bit being omitted

when the receiver receives the first data and the second data multiplexed.

18. A communication method comprising:

transmitting first data of a first type and second data of a second type; and

omitting, when the first data and the second data are multiplexed in the transmission, at least a portion of a segmentation offset or at least a portion of a reserve bit included in an RLC header of the second data,

wherein omitting of at least the portion of the segmentation offset or at least the portion of the reserve bit includes:

when the first data and the second data are multiplexed in the transmission,

omitting the portion of the segmentation offset without omitting a remaining portion of the segmentation offset; or

omitting at least the portion of the reserve bit included in the RLC header of the second data.

19. A communication system comprising:

a base station device including a transmitter that transmits first data of a first type and second data of a second type, and first processor circuitry that is configured to omit, when the transmitter multiplexes and transmits the first data and the second data, at least a portion of a segmentation offset or at least a portion of a reserve bit included in an RLC header of the second data,

wherein omitting of at least the portion of the segmentation offset or at least the portion of the reserve bit includes:

when the transmitter multiplexes and transmits the first data and the second data,

omitting the portion of the segmentation offset without omitting a remaining portion of the segmentation offset; or

omitting at least the portion of the reserve bit included in the RLC header of the second data; and

a terminal device including a receiver that receives the first data and the second data, and second processor circuitry that is configured to retrieve, as the second data, data included in a region of the first data and having the RLC header when the receiver receives the first data and the second data multiplexed.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2025
From: FUJITSU LIMITED
To: 1FINITY INC.
Reel/Frame 072436/0149 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2020
From: OHTA, YOSHIAKI; ODE, TAKAYOSHI; KAWASAKI, YOSHIHIRO
To: FUJITSU LIMITED
Reel/Frame 053936/0112 →
Continuity (2)
Continuation PCTJP2018014338 · Apr 3, 2018
Related Publication 20210014731A1 · Jan 14, 2021