IP Library Granted Patent US 11,283,440
Granted Patent B2
US 11,283,440 · App. 17/045,232 · Granted Mar 22, 2022

Circuit arrangement and power converter module having semiconductor switches connected in series

Inventors: David Doering (Herzogenaurach, DE); Gerald Franz Giering (Kalchreuth, DE); Klaus Wuerflinger (Nuremberg, DE)
Assignee: Siemens Energy Global GmbH & Co. KG
H03K17/107H02M1/096H03K2217/0081
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,283,440
App. No.
17/045,232
Granted
Mar 22, 2022
Kind
B2
Abstract

A circuit arrangement has an even number of semiconductor switches, which are connected in series and contain in each case two load terminals and a control terminal and are associated with one another in pairs. The circuit arrangement also contains, for each semiconductor switch, a driver for actuating the semiconductor switch via the control terminal thereof and, for every two semiconductor switches that form a switch pair, contains a switching power supply which is supplied with energy from an electrical voltage between the two load terminals of a first semiconductor switch of the switch pair and supplies both the driver of the first semiconductor switch and the driver of the second semiconductor switch of the switch pair with energy.

Claims (22)

1. A circuit configuration, comprising:

an even number of series-connected semiconductor switches, each of said semiconductor switches having two load terminals and a control terminal, and said semiconductor switches are assigned to one another in pairs;

drivers, each of said semiconductor switches being driven by one of said drivers via said control terminal; and

switched-mode power supplies;

wherein said series-connected semiconductor switches form a plurality of pairs of semiconductor switches that each include a first semiconductor switch and a second semiconductor switch, and each one of said plurality of pairs of semiconductor switches are driven by a respective one of said switched-mode power supplies;

wherein each one of said switched-mode power supplies is supplied with energy from an electrical voltage between said two load terminals of said first semiconductor switch of a respective one of said plurality of pairs of switches, and said one of said switched-mode power supplies is configured to supply energy both to said driver of said first semiconductor switch and to said driver of said second semiconductor switch of the respective one of said plurality of pairs of switches;

wherein a first pair of switches is formed by two of said series-connected semiconductor switches and a second pair of switches is formed by another two of said series-connected switches;

wherein said first pair of switches is driven by one of said switched-mode power supplies and said second pair of switches is driven by another one of said switched mode power-supplies; and

wherein said first semiconductor switch of said first pair of switches and said second semiconductor switch of said first pair of switches are connected in series with each other by said first semiconductor switch or said second semiconductor switch of said second pair of switches.

2. The circuit configuration according to claim 1 , further comprising freewheeling diodes, one of said freewheeling diodes connected in parallel with each of said semiconductor switches.

3. The circuit configuration according to claim 1 , wherein each of said semiconductor switches is an insulated-gate bipolar transistor, said load terminals include an emitter and a collector, and said control terminal is a gate.

4. The circuit configuration according to claim 3 , wherein each two successive said semiconductor switches in a series circuit are electrically connected to another by way of an electrical connection of said emitter of one of said two successive semiconductor switches and of said collector of another of said two successive semiconductor switches.

5. The circuit configuration according to claim 3 , wherein said semiconductor switches are disposed stacked in an order of said series circuit.

6. The circuit configuration according to claim 1 , wherein the circuit configuration has at least four said semiconductor switches, wherein first semiconductor switches of said pairs of switches form a partial series circuit that is disposed between a first subset of second semiconductor switches of said pairs of switches and a second subset of said second semiconductor switches of said pairs of switches in a series circuit of said semiconductor switches.

7. The circuit configuration according to claim 6 , wherein cardinal numbers of said first and second subsets of said second semiconductor switches are a same in a case of an even number of said pairs of switches and differ from one another by one in a case of an odd number of said pairs of switches.

8. The circuit configuration according to claim 6 , wherein disposed between said two semiconductor switches of each of said pair of switches in said series circuit of said semiconductor switches is a number of said semiconductor switches that is one less than the cardinal number of a subset that is selected from the group consisting of said first and second subsets of said second semiconductor switches to which said second semiconductor switch of said pair of switches belongs.

9. A converter module, comprising:

a circuit configuration according to claim 6 ;

a capacitor circuit connected to two ends of said series circuit of said semiconductor switches and having at least one capacitor; and

two module terminals, which are end terminals of said partial series circuit formed by said first semiconductor switches of said pairs of switches.

10. The converter module according to claim 9 , wherein said capacitor circuit is a series circuit of a plurality of capacitors.

11. The converter module according to claim 10 , wherein said capacitor circuit has a number of capacitors that matches a number of said pairs of switches of said circuit configuration.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2021
From: SIEMENS AKTIENGESELLSCHAFT
To: SIEMENS ENERGY GLOBAL GMBH & CO. KG
Reel/Frame 057279/0865 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2021
From: DOERING, DAVID; GIERING, GERALD FRANZ; WUERFLINGER, KLAUS
To: SIEMENS AKTIENGESELLSCHAFT
Reel/Frame 055458/0673 →