IP Library Granted Patent US 11,467,016
Granted Patent B2
US 11,467,016 · App. 17/058,268 · Granted Oct 11, 2022

Semiconductor device and sensor system

Inventors: Tatsuo Nakagawa (Tokyo, JP); Akeo Satoh (Ibaraki, JP); Akira Kotabe (Ibaraki, JP); Masahiro Matsumoto (Tokyo, JP)
Assignee: HITACHI ASTEMO, LTD.
G01F15/022H01L29/1087H03F3/45475H03F2200/129H03F2203/45116
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,467,016
App. No.
17/058,268
Granted
Oct 11, 2022
Kind
B2
Abstract

Provided are a semiconductor device and a sensor system capable of achieving improvement of noise resistance. Thus, an output circuit 106 a in the semiconductor device includes: input terminals 207 n, 207 p ; and an output terminal 208 ; an output amplifier 201 connecting the input terminals 207 n, 207 p to the output terminal 208 ; a feedback element 203 returning the output terminal 208 to the input terminal 207 n ; a switching transistor 204 ; and a resistance element 206 . A drain of the switching transistor 204 is connected to the input terminal 207 n . The resistance element 206 is provided between a back gate of the switching transistor 204 and a power source Vdd and has impedance of a predetermined value or more for suppressing noise of a predetermined frequency generated at the input terminal 207 n.

Claims (57)

1. A semiconductor device comprising:

a first input terminal and a second input terminal constituting a differential pair;

an output terminal;

a first circuit that connects the first input terminal to the output terminal;

a feedback path that returns the output terminal to the first input terminal;

a first transistor that corresponds to the first input terminal and has a gate, a back gate, a source, and a drain connected to the first input terminal; and

a second transistor that corresponds to the second input terminal and has a gate, a back gate, a source, and a drain;

a second circuit that is provided between the back gate of the first transistor and a power source and has impedance of a predetermined value or more for suppressing noise of a predetermined frequency generated at the input terminal

wherein the second circuit is provided in common to the back gates of the first transistor and the second transistor.

2. The semiconductor device according to claim 1 ,

wherein the second circuit is a resistance element.

3. The semiconductor device according to claim 2 ,

wherein a resistance value of the resistance element is 10 kΩ or more.

4. The semiconductor device according to claim 2 ,

wherein the resistance element is made of the same material as a gate electrode of the transistor.

5. The semiconductor device according to claim 1 ,

wherein the first transistor is a p-channel type MOS transistor, and

the back gate of the first transistor is connected to a power source on a high potential side of the first circuit via the second circuit.

6. The semiconductor device according to claim 1 ,

wherein the first transistor is an n-channel type MOS transistor, and

the back gate of the first transistor is connected to a power source on a low potential side of the first circuit via the second circuit.

7. The semiconductor device according to claim 1 ,

wherein control signals having different levels between an operation state and a standby state of the first circuit are inputted to the gate of the first transistor.

8. The semiconductor device according to claim 1 ,

wherein a capacitance element is provided on the feedback path.

9. A semiconductor device comprising:

a first input terminal and a second terminal constituting a differential pair;

and an output terminal;

a first circuit that connects the input terminal to the output terminal;

a feedback path that returns the output terminal to the input terminal; and

a first transistor that has a source, a drain, a gate, and a back gate, the drain being connected to the first input terminal,

a second transistor that has a source, a drain, a gate, and a back gate, the drain being connected to the second input terminal;

wherein the first circuit is connected to a first power source via a third transistor having a source, a drain, and a gate that supplies a constant current to the first circuit, and

the back gate of the first transistor and the back gate of the second transistor are connected to a second power source having a potential higher than a high potential side of the first power source or a potential lower than a low potential side of the first power source, and the gates of the first and second transistors are connected to a control terminal.

10. The semiconductor device according to claim 9 ,

wherein the first transistor is a p-channel type MOS transistor, and

the second power source has a potential higher than the high potential side of the first power source.

11. The semiconductor device according to claim 10 ,

wherein the source of the first transistor is connected to the high potential side of the first power source, and

the gate of the first transistor is controlled by the high potential side of the second power source and the low potential side of the first power source.

12. The semiconductor device according to claim 9 ,

wherein the first transistor is a n-channel type MOS transistor, and

the second power source has a potential lower than the low potential side of the first power source.

13. A sensor system comprising:

a sensor element that outputs an electrical signal according to a change in a detection target; and

a semiconductor device that processes the electrical signal and outputs a processing result as an analog signal via an output circuit,

wherein the output circuit includes:

a first input terminal and a second input terminal constituting a differential pair;

an output terminal from which the analog signal is output;

a first circuit that connects the first input terminal to the output terminal;

a feedback path that returns the output terminal to the first input terminal;

a first transistor that has a gate, a back gate, a source, and a drain connected to the first input terminal;

a second transistor that has a gate, a back gate, a source and a drain, the second transistor corresponding to the second input terminal and

a second circuit that is provided between the back gate and a power source and has impedance of a predetermined value or more for suppressing noise of a predetermined frequency generated at the first input terminal,

wherein the second circuit is provided in common to the back gates of the first transistor and the second transistor.

14. The sensor system according to claim 13 ,

wherein the second circuit is a resistance element.

Assignments (2)
CHANGE OF NAME Recorded Nov 22, 2021
From: HITACHI AUTOMOTIVE SYSTEMS, LTD.
To: HITACHI ASTEMO, LTD.
Reel/Frame 058598/0321 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2020
From: NAKAGAWA, TATSUO; SATOH, AKEO; KOTABE, AKIRA; MATSUMOTO, MASAHIRO
To: HITACHI AUTOMOTIVE SYSTEMS, LTD.
Reel/Frame 054459/0315 →
Priority Claims (1)
JP JP2018-111252 · Jun 11, 2018 · national
Continuity (1)
Related Publication 20210215523A1 · Jul 15, 2021