IP Library Granted Patent US 11,356,034
Granted Patent B2
US 11,356,034 · App. 17/088,088 · Granted Jun 7, 2022

Multi-level inverter clamping modulation method and apparatus, and inverter

Inventors: Fei Xu (Shenzhen, CN); Fei Ye (Shenzhen, CN); Lei Shi (Shanghai, CN)
Assignee: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD.
H02M7/487G01R19/175H02M1/38H02M7/5387H02M1/0058H02M1/385
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,356,034
App. No.
17/088,088
Granted
Jun 7, 2022
Kind
B2
Abstract

Embodiments of the present application disclose a multi-level inverter clamping modulation method and apparatus, and an inverter. Switching elements of an inverter are controlled when an output voltage of the inverter crosses zero, and switching elements in each inverter bridge arm of an active clamp multi-level inverter include an internal tube, an external tube, and a clamping tube. The internal tube and the external tube are connected in series between a positive bus and a negative bus, the clamping tube is connected between a common terminal of the internal tube and the external tube and a bus, the internal tube is a low-frequency switching element, and the external tube and the clamping tube are high-frequency switching elements.

Claims (34)

1. A method for controlling a multi-level inverter, comprising:

detecting whether an output voltage of a bridge arm of a multi-level inverter has crossed zero, wherein switching elements in each bridge arm of the multi-level inverter comprise an internal tube, an external tube, and a clamping tube, wherein the internal tube and the external tube are connected in series between a positive bus and a negative bus, wherein the clamping tube is connected between a common terminal of the internal tube and the external tube and a bus, and wherein the internal tube is a low-frequency switching element and the external tube and the clamping tube are high-frequency switching elements; and

in response to detecting that the output voltage of the bridge arm of the multi-level inverter has crossed zero,

controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero, or

controlling two clamping tubes to be both on within the predetermined time period after the output voltage crosses zero.

2. The method according to claim 1 , wherein when the output voltage crosses zero from a positive half cycle, controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in a lower half bridge to be on within the predetermined time period after the output voltage crosses zero.

3. The method according to claim 1 , wherein when the output voltage crosses zero from a negative half cycle, controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in an upper half bridge to be on within the predetermined time period after the output voltage crosses zero.

4. The method according to claim 1 , wherein the predetermined time period after the output voltage crosses zero is:

a first high-frequency switching cycle after the output voltage crosses zero.

5. The method according to claim 1 , wherein a first dead time corresponding to the high-frequency switching elements is shorter than a second dead time corresponding to the low-frequency switching elements.

6. The method according to claim 2 , further comprising: after a second dead time corresponding to the low-frequency switching elements expires, controlling an internal tube in the lower half bridge to be on.

7. The method according to claim 3 , further comprising: after a second dead time corresponding to the low-frequency switching elements expires, controlling an internal tube in the upper half bridge to be on.

8. An apparatus for controlling a multi-level inverter, comprising:

a detection module to detect whether an output voltage of a bridge arm of a multi-level inverter has crossed zero, wherein switching elements in each bridge arm of the multi-level inverter comprise an internal tube, an external tube, and a clamping tube, wherein the internal tube and the external tube are connected in series between a positive bus and a negative bus, wherein the clamping tube is connected between a common terminal of the internal tube and the external tube and a bus, and wherein the internal tube is a low-frequency switching element and the external tube and the clamping tube are high-frequency switching elements; and

a control module to:

when the detection module detects that the output voltage has crossed zero, control a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero, or

control two clamping tubes to be both on within the predetermined time period after the output voltage crosses zero.

9. The apparatus according to claim 8 , wherein when the output voltage crosses zero from a positive half cycle, controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in a lower half bridge to be on within the predetermined time period after the output voltage crosses zero.

10. The apparatus according to claim 8 , wherein when the output voltage crosses zero from a negative half cycle, controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in an upper half bridge to be on within the predetermined time period after the output voltage crosses zero.

11. The apparatus according to claim 8 , wherein the predetermined time period after the output voltage crosses zero is:

a first high-frequency switching cycle after the output voltage crosses zero.

12. A multi-level inverter, comprising:

a voltage detection circuit to detect whether an output voltage of a bridge arm of the multi-level inverter has crossed zero, wherein switching elements in each bridge arm of the multi-level inverter comprise an internal tube, an external tube, and a clamping tube, wherein the internal tube and the external tube are connected in series between a positive bus and a negative bus, wherein the clamping tube is connected between a common terminal of the internal tube and the external tube and a bus, and wherein the internal tube is a low-frequency switching element and the external tube and the clamping tube are high-frequency switching elements; and

a controller to:

when the voltage detection circuit detects that the output voltage has crossed zero, control a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero, or

control two clamping tubes to be both on within the predetermined time period after the output voltage crosses zero.

13. The multi-level inverter according to claim 12 , wherein when the output voltage crosses zero from a positive half cycle, controlling a corresponding clamping tube to be on within a predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in a lower half bridge to be on within the predetermined time period after the output voltage crosses zero.

14. The multi-level inverter according to claim 12 , wherein when the output voltage crosses zero from a negative half cycle, controlling a corresponding clamping tube to be on within the predetermined time period after the output voltage crosses zero comprises:

controlling a clamping tube in an upper half bridge to be on within the predetermined time period after the output voltage crosses zero.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2021
From: HUAWEI TECHNOLOGIES CO., LTD.
To: HUAWEI DIGITAL POWER TECHNOLOGIES CO., LTD.
Reel/Frame 058601/0734 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2020
From: XU, FEI; YE, FEI; SHI, LEI
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 054257/0672 →
Priority Claims (1)
CN 201810731979.8 · Jul 5, 2018 · national
Continuity (2)
Continuation PCTCN2018119583 · Dec 6, 2018
Related Publication 20210050797A1 · Feb 18, 2021