IP Library Granted Patent US 11,824,126
Granted Patent B2
US 11,824,126 · App. 17/116,472 · Granted Nov 21, 2023

Aligned metallization for solar cells

Inventors: Taeseok Kim (Pleasanton, CA); David Smith (Campbell, CA)
Assignee: Maxeon Solar Pte. Ltd.
H01L31/02008H01L31/02168H01L31/186
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,824,126
App. No.
17/116,472
Granted
Nov 21, 2023
Kind
B2
Abstract

Aligned metallization approaches for fabricating solar cells, and the resulting solar cells, are described. In an example, a solar cell includes a semiconductor layer over a semiconductor substrate. A first plurality of discrete openings is in the semiconductor layer and exposes corresponding discrete portions of the semiconductor substrate. A plurality of doped regions is in the semiconductor substrate and corresponds to the first plurality of discrete openings. An insulating layer is over the semiconductor layer and is in the first plurality of discrete openings. A second plurality of discrete openings is in the insulating layer and exposes corresponding portions of the plurality of doped regions. Each one of the second plurality of discrete openings is entirely within a perimeter of a corresponding one of the first plurality of discrete openings. A plurality of conductive contacts is in the second plurality of discrete openings and is on the plurality of doped regions.

Claims (20)

1. A solar cell, comprising:

a semiconductor layer over a semiconductor substrate;

a first plurality of discrete openings in the semiconductor layer exposing corresponding discrete portions of the semiconductor substrate, wherein all adjacent openings of the first plurality of discrete openings have an overlap;

a plurality of doped regions in the semiconductor substrate corresponding to the first plurality of discrete openings;

an insulating layer over the semiconductor layer and in the first plurality of discrete openings;

a second plurality of discrete openings in the insulating layer exposing corresponding portions of the plurality of doped regions, each one of the second plurality of discrete openings entirely within a perimeter of a corresponding one of the first plurality of discrete openings and is entirely outside of a perimeter of both of the adjacent openings of the first plurality of discrete openings that overlap with the corresponding one of the first plurality of discrete openings; and

a plurality of conductive contacts in the second plurality of discrete openings and on the plurality of doped regions.

2. The solar cell of claim 1 , wherein each of the first plurality of discrete openings is approximately circular, and each of the second plurality of discrete openings is approximately circular.

3. The solar cell of claim 1 , wherein one or more of the second plurality of discrete openings is centered within a perimeter of a corresponding one or more of the first plurality of discrete openings.

4. The solar cell of claim 1 , wherein one or more of the second plurality of discrete openings is off-center within a perimeter of a corresponding one or more of the first plurality of discrete openings.

5. The solar cell of claim 1 , further comprising:

a third plurality of discrete openings in the insulating layer exposing corresponding discrete portions of the semiconductor layer; and

a second plurality of conductive contacts in the third plurality of discrete openings and on the corresponding discrete portions of the semiconductor layer.

6. The solar cell of claim 5 , wherein the plurality of conductive contacts is a first unidirectional row of conductive contacts, and the second plurality of conductive contacts is a second unidirectional row of conductive contacts parallel with the first unidirectional row of conductive contacts.

7. The solar cell of claim 1 , wherein the semiconductor layer is on a thin dielectric layer on the substrate, and the first plurality of discrete openings is further in the thin dielectric layer.

8. The solar cell of claim 1 , wherein the insulating layer is a doping source layer, the solar cell further comprising:

a second insulating layer between the semiconductor layer and the doping source layer, wherein the first plurality of discrete openings is further in the second insulating layer.

9. The solar cell of claim 8 , further comprising:

an anti-reflective coating layer over the doping source layer, wherein the second plurality of discrete openings is further in the anti-reflective coating layer.

10. The solar cell of claim 1 , wherein the semiconductor layer has a first conductivity type, and the plurality of doped regions has a second conductivity type opposite the first conductivity type.

Assignments (5)
SECURITY INTEREST Recorded Jun 27, 2024
From: MAXEON SOLAR PTE. LTD.
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 067924/0062 →
SECOND LIEN SECURITY INTEREST AGREEMENT Recorded Jun 26, 2024
From: MAXEON SOLAR PTE. LTD
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 071343/0553 →
SECURITY INTEREST Recorded Jun 5, 2024
From: MAXEON SOLAR PTE. LTD.
To: DB TRUSTEES (HONG KONG) LIMITED
Reel/Frame 067637/0598 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2023
From: SUNPOWER CORPORATION
To: MAXEON SOLAR PTE. LTD.
Reel/Frame 062699/0875 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 10, 2020
From: KIM, TAESEOK; SMITH, DAVID
To: SUNPOWER CORPORATION
Reel/Frame 054603/0909 →
Continuity (2)
Provisional Application 62946396 · Dec 10, 2019
Related Publication 20210175374A1 · Jun 10, 2021