IP Library Granted Patent US 11,735,573
Granted Patent B2
US 11,735,573 · App. 17/155,543 · Granted Aug 22, 2023

Slicing micro-LED wafer and slicing micro-LED chip

Inventors: Qunchao Xu (Shanghai, CN); Qiming Li (Albuquerque, NM)
Assignee: JADE BIRD DISPLAY (SHANGHAI) LIMITED
H01L25/167H01L33/58
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,735,573
App. No.
17/155,543
Granted
Aug 22, 2023
Kind
B2
Abstract

A slicing wafer includes a driver circuit substrate; a plurality of epitaxial layer slices arranged side-by-side on the driver circuit substrate; and a bonding layer, formed between the driver circuit substrate and the plurality of epitaxial layer slices.

Claims (14)

1. A slicing wafer comprising:

a driver circuit substrate;

a plurality of epitaxial layer slices arranged side-by-side on the driver circuit substrate, the plurality of epitaxial layer slices including at least a first epitaxial layer slice epitaxially grown on a first growth substrate and configured to emit light having a first color, and a second epitaxial layer slice epitaxially grown on a second growth substrate different from the first growth substrate and configured to emit light having a second color different from the first color; and

a bonding layer, formed between the driver circuit substrate and the plurality of epitaxial layer slices,

wherein each one of the first epitaxial layer slice and the second epitaxial layer slice directly contacts the bonding layer, and

a side surface of the first epitaxial layer slice directly contacts a side surface of the second epitaxial layer slice.

2. The slicing wafer according to claim 1 , wherein the plurality of epitaxial layer slices are arranged in an array.

3. The slicing wafer according to claim 1 , wherein the bonding layer is formed from a plurality of epitaxial pre-bonding layer slices each formed at a bottom of a corresponding one of the epitaxial layer slices, and a shape of each epitaxial pre-bonding layer slice is the same as a shape of a corresponding epitaxial layer slice.

4. The slicing wafer according to claim 3 , wherein the plurality of epitaxial pre-bonding layer slices are arranged in an array.

5. The slicing wafer according to claim 4 , wherein an array shape of the plurality of epitaxial pre-bonding layer slices is the same as an array shape of the epitaxial layer slices.

6. The slicing wafer according to claim 1 , wherein the epitaxial layer slices have the same thickness.

7. The slicing wafer according to claim 1 , wherein the bonding layer is formed from a plurality of epitaxial pre-bonding layer slices each formed at a bottom of a corresponding one of the epitaxial layer slices, and a driver circuit pre-bonding layer at a top of the driver circuit substrate.

8. The slicing wafer according to claim 7 , wherein a shape of each epitaxial pre-bonding layer slice is the same as a shape of a corresponding epitaxial layer slice.

9. The slicing wafer according to claim 8 , wherein the driver circuit pre-bonding layer is a continuous film.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2026
From: JADE BIRD DISPLAY (SHANGHAI) LIMITED
To: HUE INC.
Reel/Frame 075373/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2021
From: LI, QIMING; XU, QUNCHAO
To: JADE BIRD DISPLAY (SHANGHAI) LIMITED
Reel/Frame 054998/0490 →
Continuity (1)
Related Publication 20220238499A1 · Jul 28, 2022