IP Library Granted Patent US 11,482,789
Granted Patent B2
US 11,482,789 · App. 17/167,980 · Granted Oct 25, 2022

Ellipticity reduction in circularly polarized array antennas

Inventors: Brian L. Hinman (Los Gatos, CA); Paul Eberhardt (Santa Cruz, CA)
Assignee: AIRSPAN IP HOLDCO LLC
H01Q11/08H01Q21/20H01Q21/24
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,482,789
App. No.
17/167,980
Granted
Oct 25, 2022
Kind
B2
Abstract

Ellipticity reduction in circularly polarized array antennas is provided herein. An antenna array may include a processor that is configured to control a plurality of elements, each of the plurality of elements producing an elliptically polarized wave having an eccentricity value, the elliptically polarized wave traveling along a direction of propagation, wherein at least a portion of the plurality of elements are incrementally clocked around their direction of propagation, so that a combined output of the plurality of elements is substantially circularly polarized.

Claims (28)

1. An antenna array, comprising:

a plurality of elements, each of the plurality of elements producing an elliptically polarized wave having an eccentricity value, the elliptically polarized wave traveling along a direction of propagation, wherein at least a portion of the plurality of elements are incrementally clocked around their direction of propagation, so that a combined output of the plurality of elements is substantially circularly polarized, the antenna array configured to be isolated in a unique fixed direction relative to other adjacent arrays to minimize signal overlap with the other adjacent arrays and eliminate use of explicit client channel state information (CSI) feedback.

2. The antenna array according to claim 1 , further comprising a means for compensating for a phase shift in the combined output, the means for compensating comprising a processor executing phase shift logic stored in memory to modify the combined output of the plurality of elements to remove or reduce the phase shift.

3. The antenna array according to claim 1 , further comprising a means for compensating for a phase shift in the combined output, the means for compensating comprising a processor controlling a capacitor or an inductor to modify the combined output of the plurality of elements to remove or reduce the phase shift, the capacitor or the inductor being electrically coupled to the plurality of elements.

4. The antenna array according to claim 1 , futher comprising a processor that executes instructions to detect a phase shift in the combined output.

5. The antenna array according to claim 4 , further comprising a means for compensating for the phase shift in the combined output, caused by clocking of the plurality of elements.

6. The antenna array according to claim 1 , wherein each of the plurality of elements are clocked at 90 degrees relative to one another.

7. The antenna array according to claim 1 , wherein the clocking of an N number of elements is calculated as 360/N.

8. The antenna array according to claim 1 , wherein the plurality of elements of the array is disposed on a three-dimensional surface of a substrate.

9. The antenna array according to claim 1 , wherein the plurality of elements of the array is disposed on a two-dimensional surface of a substrate.

10. A wireless device, comprising an antenna array, the antenna array comprising a plurality of elements, each of the plurality of elements producing an elliptically polarized wave having a polarization vector that is perpendicular to a major axis of the elliptically polarized wave, at least a portion of the plurality of elements being incrementally clocked relative to one another such that an ellipticity of a combined output of the antenna array is reduced, the antenna array configured to be isolated in a unique fixed direction relative to other adjacent arrays to minimize signal overlap with the other adjacent arrays and eliminate use of explicit client channel state information (CSI) feedback.

11. The wireless device according to claim 10 , wherein the wireless device is a single user multiple-input-multiple-output device.

12. The wireless device according to claim 10 , wherein the wireless device is a multiple user multiple-input-multiple-output device.

13. A method executed within a wireless device that comprises a processor and a memory, the processor executing instructions stored in the memory to perform the method, comprising:

controlling an antenna array comprising at least four linearly aligned columns disposed on a substrate, each of the at least four linearly aligned columns comprising a plurality of elements, wherein each of the plurality of elements produces an elliptically polarized wave having an eccentricity value, the elliptically polarized wave traveling along a direction of propagation, wherein at least a portion of the plurality of elements are incrementally clocked around their direction of propagation, so that a combined output of the plurality of elements is substantially circularly polarized, and wherein the antenna array is isolated in a unique fixed direction relative to other adjacent arrays to minimize signal overlap with the other adjacent arrays and eliminate use of explicit client channel state information (CSI) feedback.

14. The method according to claim 13 , further comprising: detecting a phase shift in the combined output; and compensating for the phase shift by executing phase shift logic stored in memory to modify the combined output of the plurality of elements to remove or reduce the phase shift.

15. The method according to claim 14 , wherein compensating for a phase shift comprises controlling, by the processor, a capacitor or an inductor to modify the combined output of the plurality of elements to remove or reduce the phase shift, the capacitor or the inductor being electrically coupled to the plurality of elements.

16. The method according to claim 13 , further comprising compensating for a phase shift present in the combined output, caused by clocking of the plurality of elements using a compensating line length in a feed of each of the plurality of elements.

17. The method according to claim 13 , further comprising: detecting a phase shift in the combined output, due to physical clocking of the plurality of elements of the array, the phase shift thereby causing interference in signals transmitted or received by the wireless device; and compensating for the phase shift by executing phase shift logic stored in the memory to induce time delay.

18. An antenna, comprising:

a processor; and

a memory for storing executable instructions, the processor executing the instructions stored in memory to:

control an antenna array comprising at least four linearly aligned columns, each of the at least four linearly aligned columns comprising a plurality of elements, each of the plurality of elements producing an elliptically polarized wave having an eccentricity value, the elliptically polarized wave traveling along a direction of propagation, wherein at least a portion of the plurality of elements are incrementally clocked around their direction of propagation, so that a combined output of the plurality of elements is substantially circularly polarized, wherein each of the plurality of elements:

is associated with a feed; and

comprises a compensating line length in the feed that compensates for a phase shift present in the combined output, caused by clocking of the plurality of elements,

wherein the antenna array is configured to be isolated in a unique fixed direction relative to other adjacent arrays to minimize signal overlap with the other adjacent arrays and eliminate use of explicit client channel state information (CSI) feedback.

19. The antenna according to claim 18 , wherein the processor induces a compensation by executing phase shift logic stored in memory to modify the combined output of the plurality of elements to remove or reduce the phase shift.

20. The antenna according to claim 19 , wherein the processor induces a compensation by controlling a capacitor or an inductor to modify the combined output of the plurality of elements to remove or reduce the phase shift, the capacitor or the inductor being electrically coupled to the plurality of elements.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Aug 11, 2023
From: DBFIP ANI LLC
To: MIMOSA NETWORKS, INC.
Reel/Frame 064571/0900 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2023
From: AIRSPAN IP HOLDCO LLC
To: MIMOSA NETWORKS, INC.
Reel/Frame 064673/0601 →
SECURITY INTEREST Recorded Aug 13, 2021
From: AIRSPAN IP HOLDCO LLC
To: DBFIP ANI LLC
Reel/Frame 057183/0733 →
SECURITY INTEREST Recorded Aug 9, 2021
From: AIRSPAN IP HOLDCO LLC
To: DBFIP ANI LLC
Reel/Frame 057120/0486 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 28, 2021
From: MIMOSA NETWORKS, INC.; AIRSPAN NETWORKS INC.
To: AIRSPAN IP HOLDCO LLC
Reel/Frame 056700/0914 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 16, 2021
From: HINMAN, BRIAN L.; EBERHARDT, PAUL
To: MIMOSA NETWORKS, INC.
Reel/Frame 055276/0215 →